{"as_of":"2026-08-03T23:14:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:0398e3282b6e8b0e5d30d8a4e5c6a70da17672acbfbb34cf4f979b1c7b6f2432","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-03T06:30:56.289259+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-08T08:19:42.493657Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-11T20:41:11.936700Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.13983","last_updated":"2025-06-11T06:43:24Z","snapshot_observed_at":"2026-08-03T22:21:35.648786Z","submitted_at":"2025-06-11T06:43:24Z","title":"SANGAM: SystemVerilog Assertion Generation via Monte Carlo Tree Self-Refine","version":1},"cited_work":{"arxiv_id":"2506.13983","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.13983","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"SANGAM: SystemVerilog as- sertion generation via Monte Carlo tree self-refine","venue":null,"work_id":"74da1641-1c68-4990-8f96-5603fdd79bb6","year":2025},"citing_paper":{"arxiv_id":"2604.23100","last_updated":"2026-04-25T01:46:33Z","snapshot_observed_at":"2026-08-02T23:57:42.228333Z","submitted_at":"2026-04-25T01:46:33Z","title":"From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-08T08:19:42.493657Z"},"links":{"cited_paper":"/paper/2506.13983","citing_paper":"/paper/2604.23100"},"observation_digest":"sha256:5f78262a6070c2898b9d1127fd0ba81093c987fcb1a20d1b91259d1794ec86b7","observation_id":"d29a0d0f-92b0-42fb-9a9c-8e46e0e34b70","resolution":{"observed_at":"2026-05-11T20:41:11.951183Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2506.13983/citation-record","integrity":"/paper/2506.13983/integrity","json":"/paper/2506.13983/citation-record.json","paper":"/paper/2506.13983"},"outbound":[],"paper":{"arxiv_id":"2506.13983","last_updated":"2025-06-11T06:43:24Z","latest_version":1,"primary_category":"cs.AI","snapshot_observed_at":"2026-08-03T22:21:35.648786Z","submitted_at":"2025-06-11T06:43:24Z","title":"SANGAM: SystemVerilog Assertion Generation via Monte Carlo Tree Self-Refine"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"thesis":"As of 3 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2506.13983."}