{"as_of":"2026-08-07T19:49:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a450224582bf132db727703ce3a9999684bc9c25f47f1affa9b7bd557035ebfa","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":25,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":25,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":25,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":25,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T00:45:24.830628Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-04T15:09:55.523834Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-08-05T05:50:29.819033Z","title":"Comprehensive Verilog design problems: A next-generation benchmark dataset for evaluating large language models and agents on rtl design and verification,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.04905","last_updated":"2025-09-05T08:23:16Z","snapshot_observed_at":"2026-08-05T05:50:28.856380Z","submitted_at":"2025-09-05T08:23:16Z","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-05T05:50:29.819033Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2509.04905"},"observation_digest":"sha256:01586666136b2eb277502279ea0d467bf4e50d601379cd74d1901702ca800c25","observation_id":"4fefa38d-41cd-4acc-9549-bf39075cadd6","resolution":{"observed_at":"2026-08-05T05:50:29.819033Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2604.14709","last_updated":"2026-05-05T12:56:34Z","snapshot_observed_at":"2026-07-06T23:02:27.141640Z","submitted_at":"2026-04-16T07:19:34Z","title":"HWE-Bench: Benchmarking LLM Agents on Real-World Hardware Bug Repair Tasks","version":3},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-10T11:27:11.257817Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2604.14709"},"observation_digest":"sha256:9bb1e8d7794544a0ba90ed5d3a211d03384d94c74153f30a0748204d96df534d","observation_id":"b4554590-ea58-42ce-b493-aeecd25816e8","resolution":{"observed_at":"2026-05-10T11:30:18.925789Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2604.14989","last_updated":"2026-04-26T15:34:21Z","snapshot_observed_at":"2026-07-06T23:02:40.364114Z","submitted_at":"2026-04-16T13:18:24Z","title":"Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-05-10T10:48:11.646826Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2604.14989"},"observation_digest":"sha256:dc24020bd4394e4d0f3c85d000e81f8c89a47d3a159046c8f21017df3b0bddd8","observation_id":"6f2649cf-7615-4134-8db7-818d406a1eb7","resolution":{"observed_at":"2026-05-10T10:49:56.192583Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2604.15606","last_updated":"2026-05-21T15:59:11Z","snapshot_observed_at":"2026-07-06T23:03:07.228701Z","submitted_at":"2026-04-17T01:08:54Z","title":"Spec2Cov: An Agentic Framework for Code Coverage Closure of Digital Hardware Designs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-10T08:14:18.075112Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2604.15606"},"observation_digest":"sha256:7c04893490beb201f91a28d21e79d23b09a9409a56809a22820382069d1742b2","observation_id":"05a66429-c6ca-49f4-a6b7-c14695a4b5dc","resolution":{"observed_at":"2026-05-10T08:17:37.542242Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2604.15606","last_updated":"2026-05-21T15:59:11Z","snapshot_observed_at":"2026-07-06T23:03:07.228701Z","submitted_at":"2026-04-17T01:08:54Z","title":"Spec2Cov: An Agentic Framework for Code Coverage Closure of Digital Hardware Designs","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-22T10:18:18.439819Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2604.15606"},"observation_digest":"sha256:07627d03bf4ca8b0d4c00e41f50b5204eed7b997db0994428166e339e5d154c7","observation_id":"3d8b9413-7a79-4d95-a73a-12b631e29fea","resolution":{"observed_at":"2026-05-22T10:21:24.133526Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2604.15657","last_updated":"2026-07-05T20:46:49Z","snapshot_observed_at":"2026-08-01T11:27:15.753221Z","submitted_at":"2026-04-17T03:15:09Z","title":"Understanding Inference-Time Token Allocation and Coverage Limits in Agentic Hardware Verification","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-10T08:00:22.126447Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2604.15657"},"observation_digest":"sha256:0e53456b06a5eadd8758ed8be65bb16d4c4edc978db16924d43172441cb14125","observation_id":"e9be5ce3-29dd-49ba-a076-528c46bea872","resolution":{"observed_at":"2026-05-10T08:02:25.037753Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2604.19856","last_updated":"2026-04-21T17:20:24Z","snapshot_observed_at":"2026-08-05T13:44:29.091535Z","submitted_at":"2026-04-21T17:20:24Z","title":"ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-10T01:24:08.563327Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2604.19856"},"observation_digest":"sha256:ccc86d11877029df2584681c7a1bbe75af3e191859b1349c104e359b9cce6c7d","observation_id":"66379d30-45c0-42e4-963b-2152a4175cc1","resolution":{"observed_at":"2026-05-11T13:36:08.318679Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2604.27238","last_updated":"2026-04-29T22:26:00Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2026-04-29T22:26:00Z","title":"SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-07T10:16:07.200458Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2604.27238"},"observation_digest":"sha256:2a0d0ed6ca8e427988fbcee8d8cf2c923d19ae07a1cc6c95b9269d34c9966e0d","observation_id":"c4b63f7b-e5d4-4c85-a536-402b82b2bc90","resolution":{"observed_at":"2026-05-12T09:36:26.586732Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2604.27780","last_updated":"2026-04-30T12:19:40Z","snapshot_observed_at":"2026-07-06T23:13:11.623453Z","submitted_at":"2026-04-30T12:19:40Z","title":"RuC: HDL-Agnostic Rule Completion Benchmark Generation","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-07T08:16:15.514823Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2604.27780"},"observation_digest":"sha256:a0fd5f010958251bd7d7c099a149ab15fc8678bf46e488f1d47ebccbc8aab505","observation_id":"e755e713-d726-41ca-9ac0-5d652deb0f22","resolution":{"observed_at":"2026-05-12T10:01:29.100776Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2605.12857","last_updated":"2026-05-13T01:04:21Z","snapshot_observed_at":"2026-08-06T10:10:06.301711Z","submitted_at":"2026-05-13T01:04:21Z","title":"ChipMATE: Multi-Agent Training via Reinforcement Learning for Enhanced RTL Generation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-06-30T21:59:20.163621Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2605.12857"},"observation_digest":"sha256:47e3e1a1252cf8b63581a271ea6e576619734b578182adcb01e175da0ba660bd","observation_id":"70ad44aa-d7cd-4b57-b824-2abbb68a642a","resolution":{"observed_at":"2026-06-30T22:05:05.892499Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2605.15537","last_updated":"2026-05-15T02:17:46Z","snapshot_observed_at":"2026-07-06T23:26:51.110846Z","submitted_at":"2026-05-15T02:17:46Z","title":"RTL-BenchMT: Dynamic Maintenance of RTL Generation Benchmark Through Agent-Assisted Analysis and Revision","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-19T14:42:16.802186Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2605.15537"},"observation_digest":"sha256:e79ab572add5c34ba33fdbccf39d2dd6a18cfc25f3b56dbd09cd4cd84f24c90e","observation_id":"98ed2132-5527-46c7-aa76-26bd1d1860bf","resolution":{"observed_at":"2026-05-19T14:42:37.291864Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2605.27472","last_updated":"2026-05-26T10:49:25Z","snapshot_observed_at":"2026-08-01T07:44:11.862898Z","submitted_at":"2026-05-26T10:49:25Z","title":"AssertLLM2: A Comprehensive LLM Benchmark for Assertion Generation from Design Specifications","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-07-01T16:15:54.347613Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2605.27472"},"observation_digest":"sha256:b07cd92b28208dcefd00c42db409c83d5d7986d9ae92237376a2649c9b9d9dd9","observation_id":"1eca5840-96c5-4243-80c5-a90980d25c3c","resolution":{"observed_at":"2026-07-01T16:25:49.883285Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2606.05680","last_updated":"2026-06-04T04:02:51Z","snapshot_observed_at":"2026-08-02T16:31:21.190227Z","submitted_at":"2026-06-04T04:02:51Z","title":"CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-06-27T23:06:44.339563Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2606.05680"},"observation_digest":"sha256:b19f6d7e2462fbf17b2b34fc8bfe4d6c963382c46fc633b4b9c4bdfb78786dfd","observation_id":"6731d922-2cd0-4f9f-a721-5779b433838a","resolution":{"observed_at":"2026-07-02T15:57:07.337550Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2606.08976","last_updated":"2026-06-08T03:21:33Z","snapshot_observed_at":"2026-08-05T21:37:24.037085Z","submitted_at":"2026-06-08T03:21:33Z","title":"RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-06-27T17:01:24.292776Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2606.08976"},"observation_digest":"sha256:da9989d935a2707650413f33bb7e783b96a4c0ccaf1b6f56f2ad1ae9a5c93df6","observation_id":"ad382723-37ab-41e8-a3aa-e1d3cccd64ac","resolution":{"observed_at":"2026-07-03T00:47:30.492161Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2606.12983","last_updated":"2026-06-11T07:19:41Z","snapshot_observed_at":"2026-08-02T17:06:46.843595Z","submitted_at":"2026-06-11T07:19:41Z","title":"Structured Testbench Generation for LLM-Driven HDL Design and Verification-Oriented Data Curation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-06-27T06:50:01.901413Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2606.12983"},"observation_digest":"sha256:c0a9845dab93f5187712658ddd43f67a66c5d4f882f61c43ff0f9d6f75aa1d2c","observation_id":"2d10777a-2324-4932-a571-b82ca9fbc2ac","resolution":{"observed_at":"2026-07-03T14:58:32.897580Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2606.19387","last_updated":"2026-07-13T22:54:14Z","snapshot_observed_at":"2026-08-01T07:45:29.111140Z","submitted_at":"2026-06-16T01:28:22Z","title":"Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-06-27T00:26:54.438203Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2606.19387"},"observation_digest":"sha256:54e27fdef75d689e107d452bf34cb16e2804237014a3b280c3c7ce17342b18ae","observation_id":"7449a3fe-d2c1-4234-9a82-afca4826b75a","resolution":{"observed_at":"2026-07-03T21:28:59.398936Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-15T10:45:43.149976Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.19387","last_updated":"2026-07-13T22:54:14Z","snapshot_observed_at":"2026-08-01T07:45:29.111140Z","submitted_at":"2026-06-16T01:28:22Z","title":"Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-07-15T10:45:43.149976Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2606.19387"},"observation_digest":"sha256:eea5c028aa2a813eedf237a28d30bda72c5504d164280451c39e944557cc3e94","observation_id":"222552d4-52ea-4ec0-abce-269bc2e165ce","resolution":{"observed_at":"2026-07-15T10:45:43.149976Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":1},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-06-26T01:48:58.638094Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:e38b1a2ca86f189e871974f0585d4ab0717367d118538e621361152a59bd9a10","observation_id":"90f9680b-adf9-41a8-8e44-a8343be03cc5","resolution":{"observed_at":"2026-07-04T15:09:55.525727Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":2},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-06-30T10:15:10.471751Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:29bf8b84ba1f4783928bc793d91d00fa49dfb9552ae5edcb0a6cb4ae424ead47","observation_id":"d767d608-007f-4b11-897a-32f4e6770163","resolution":{"observed_at":"2026-06-30T12:44:39.759592Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-08-02T10:03:40.395732Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":3},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-02T10:03:40.395732Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:09d0459845557c052350bb12819467a579158aadcdc0e8bc0a1046b0899ca0de","observation_id":"71f95b0d-fe5c-455d-bc95-6b9a60d62bd0","resolution":{"observed_at":"2026-08-02T10:03:40.395732Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":"2506.14074","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-07-04T15:09:55.523834Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","venue":null,"work_id":"632b7411-e0c0-4cdb-a7a7-91e70a64bc7d","year":2025},"citing_paper":{"arxiv_id":"2606.28279","last_updated":"2026-06-26T17:21:06Z","snapshot_observed_at":"2026-08-06T17:12:53.583746Z","submitted_at":"2026-06-26T17:21:06Z","title":"Agentic Hardware Design as Repository-Level Code Evolution","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-06-29T01:49:07.838897Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2606.28279"},"observation_digest":"sha256:eeb19f3ebbdf9ef6f5df412adb5b663d821903cea3bcd503b9d2fcbcec3b6a27","observation_id":"08b2b0cb-1415-4b92-9a54-412c598df5aa","resolution":{"observed_at":"2026-07-01T18:45:58.335609Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-08-02T07:12:17.834017Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T01:24:26.906140Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.834017Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:5e1fe14966910c31570bfce9238f7b17b4d815cc8a32b917aacf21a916440f40","observation_id":"c54ee891-db8a-4e77-9d1d-edc26fd2d2d5","resolution":{"observed_at":"2026-08-02T07:12:17.834017Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-08-01T19:12:13.427128Z","title":"Comprehensive verilog design problems: A next-generation benchmark dataset for evaluating large language models and agents on rtl design and verification,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.17063","last_updated":"2026-07-24T05:48:22Z","snapshot_observed_at":"2026-08-01T19:12:10.383864Z","submitted_at":"2026-07-19T04:12:38Z","title":"When LLMs Over-Answer: Measuring and Mitigating Quality Issues in LLM-Based Hardware Description Language Question Answering","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-01T19:12:13.427128Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2607.17063"},"observation_digest":"sha256:fa97dadced50a601f9eb420b4f460af81ea2800301d2b7381dc810e0521392d4","observation_id":"c960fe16-40d7-4547-8447-a1ef52a6030a","resolution":{"observed_at":"2026-08-01T19:12:13.427128Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-08-01T17:46:04.086561Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.17528","last_updated":"2026-07-23T03:04:35Z","snapshot_observed_at":"2026-08-06T05:13:26.667452Z","submitted_at":"2026-07-20T04:08:06Z","title":"Can AI Agents Really Complete RTL-to-GDS? Lessons from Benchmarking Tool-Interactive EDA Workflows","version":3},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-01T17:46:04.086561Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2607.17528"},"observation_digest":"sha256:7108e2cfc4b4ffcd0cf578984bd7e368431302f2e2347a532f2009eebb77cf12","observation_id":"1c791175-4f57-49b6-a500-c8c73ff05263","resolution":{"observed_at":"2026-08-01T17:46:04.086561Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-08-06T00:45:24.830628Z","title":"Comprehensive Verilog Design Problems:","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-06T23:25:11.005208Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":26,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.830628Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:f0b2a8aeebae0abe51b1da25ca9089e9053981e7d3340de836b212c58a5481e4","observation_id":"60de5fe6-2dfe-447c-b64e-78344d342b27","resolution":{"observed_at":"2026-08-06T00:45:24.830628Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2506.14074/citation-record","integrity":"/paper/2506.14074/integrity","json":"/paper/2506.14074/citation-record.json","paper":"/paper/2506.14074"},"outbound":[],"paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 25 inbound Pith citation observations for arXiv:2506.14074."}