{"as_of":"2026-08-23T08:25:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d10959d2f6c329aeefa2475ae21b170c9a0187400befa244d1d83ab658bf342f","coverage":[{"denominator":34,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":34,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T19:49:36.496884Z","state":"measured"},{"denominator":36,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":36,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-23T06:30:58.430688+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T19:58:28.658049Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-05T14:11:32.939477Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.15070","snapshot_observed_at":"2026-08-06T19:58:28.658049Z","title":"Toward a lightweight, scalable, and parallel secure encryption engine,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.04197","last_updated":"2025-07-06T00:22:58Z","snapshot_observed_at":"2026-08-07T16:15:44.251904Z","submitted_at":"2025-07-06T00:22:58Z","title":"ML-Enhanced AES Anomaly Detection for Real-Time Embedded Security","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:28.658049Z"},"links":{"cited_paper":"/paper/2506.15070","citing_paper":"/paper/2507.04197"},"observation_digest":"sha256:31827243365b09ec9542bc2da827f1ab6b6fad36e61c0c9cee25306dee1e842b","observation_id":"643f8762-63f5-4133-93a0-634148b0e3f8","resolution":{"observed_at":"2026-08-06T19:58:28.658049Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"cited_work":{"arxiv_id":"2506.15070","doi":null,"metadata_source":"pith","pith_arxiv_id":"2506.15070","snapshot_observed_at":"2026-08-05T14:11:32.939477Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","venue":"cs.CR","work_id":"eaaaeba5-2870-467e-acbe-ca854bc4c702","year":2025},"citing_paper":{"arxiv_id":"2508.21606","last_updated":"2025-08-29T13:13:43Z","snapshot_observed_at":"2026-08-22T23:54:19.964140Z","submitted_at":"2025-08-29T13:13:43Z","title":"Hybrid Cryptographic Monitoring System for Side-Channel Attack Detection on PYNQ SoCs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-05T14:11:31.171129Z"},"links":{"cited_paper":"/paper/2506.15070","citing_paper":"/paper/2508.21606"},"observation_digest":"sha256:6763f52278e0a400b066e398e3c81f4c78637f7a09d1f09a34ef0fb0bec3e5a3","observation_id":"28d3977f-414c-49b2-b38d-ca3e437be690","resolution":{"observed_at":"2026-08-05T14:11:33.004870Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2506.15070/citation-record","integrity":"/paper/2506.15070/integrity","json":"/paper/2506.15070/citation-record.json","paper":"/paper/2506.15070"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.891485Z","title":"A processing-in-memory architec- ture programming paradigm for wireless internet-of-things applications","venue":null,"work_id":"32797ee8-0dfa-4f74-98f0-ea46ba3c0a2c","year":2019},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.372470Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:27eb35f5e8dcea4c9b2b039761ce62907416915dbe53724240f7a02fd31fad95","observation_id":"a3f517a9-6faa-4633-8155-3a9342d0b4ea","resolution":{"observed_at":"2026-08-15T19:49:36.895467Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.376541Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.376541Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:3ef19dad25560c2db7d5deda1f665d6836d3885b7725bf2f6a7372f855c77be5","observation_id":"ab9e6f85-9e70-4871-b1f1-8aac0c14e9d2","resolution":{"observed_at":"2026-08-15T19:49:36.376541Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.874097Z","title":"Richards, and Jason D","venue":null,"work_id":"dbe24458-f116-4e3c-aa93-29b7a573df91","year":2017},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.379828Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:e986f3c6dc4f58f4c8da22540f5995292cc6e7ef2745fa4456d7d282d3b7d3d1","observation_id":"d64b4bcb-af05-4952-8523-706d92edae32","resolution":{"observed_at":"2026-08-15T19:49:36.877940Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.862350Z","title":"An overlay architec- ture for pattern matching","venue":null,"work_id":"5012f5b1-a9cd-423b-90bd-25d0168a90de","year":2019},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.382795Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:e326c63722ba01b6a93c2a0be33aff273aee904f8c2ed35685d43493fe717264","observation_id":"2b9596b2-8e29-4c10-ae11-0a5de7fc91c8","resolution":{"observed_at":"2026-08-15T19:49:36.865923Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.02162","last_updated":"2025-01-04T02:19:48Z","snapshot_observed_at":"2026-08-12T23:35:21.779630Z","submitted_at":"2025-01-04T02:19:48Z","title":"Optimizing Sequence Alignment with Scored NFAs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.02162","snapshot_observed_at":"2026-08-15T19:49:36.386868Z","title":"Optimizing sequence align- ment with scored nfas","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.386868Z"},"links":{"cited_paper":"/paper/2501.02162","citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:261624bd036e1b0ff35350d0ed6a1686a08b012bd43c37be9fe1a9595ec23f57","observation_id":"e93e628a-6ef7-4d3f-b987-620844a8783e","resolution":{"observed_at":"2026-08-15T19:49:36.386868Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.851282Z","title":"Bradshaw, and Jason D","venue":null,"work_id":"3e831267-1df6-4bbe-94f3-c98213a32824","year":2016},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.391106Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:81bb34045f187a04e3fbe541be220dbb52d982c2d31229736b4bcb9f30ecd1df","observation_id":"7086e9b1-def6-4a92-8200-2a67df3724fa","resolution":{"observed_at":"2026-08-15T19:49:36.854780Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.394563Z","title":"Developing a self-explanatory transformer","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.394563Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:100ce6dcad1c4f1a2ae11074d0ac37afcb594f1573e5ca6830e863361a86982f","observation_id":"21cf8a00-b8ea-40f7-bb7b-eb6190526401","resolution":{"observed_at":"2026-08-15T19:49:36.394563Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.832360Z","title":"A fully pipelined memoryless 17.8 gbps aes-128 encryptor","venue":null,"work_id":"96e725f5-c284-4826-a47c-87252a1f3691","year":2008},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.397568Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:dc396ac87a48c8ff4018f03e13f6e0a01ef708e453efcc3283800ac230bb64ab","observation_id":"8813db95-dc29-4cd7-9b65-4bc88fc677d6","resolution":{"observed_at":"2026-08-15T19:49:36.835951Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.820202Z","title":"A processing-in-memory aes implementation in dram for secure and efficient data encryption","venue":null,"work_id":"4308f75b-7813-42f2-a9fc-5fe6bd9d2dec","year":2023},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.401009Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:c466e567319a242690ef7d8d91741c5dfe58294e998c7bf598fde253edc32486","observation_id":"02deaeea-2e7d-4f06-92a4-b6b24e87c987","resolution":{"observed_at":"2026-08-15T19:49:36.824686Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.808729Z","title":"An energy-efficient aes implementation using approximate logic synthesis","venue":null,"work_id":"908bb758-f908-418c-af95-510e70139fa0","year":2021},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.404072Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:2e65cf68c1b9e023d14508fb916bcfe8bc3fe30f606dbdc666cab33b555b2c39","observation_id":"95e8e9b3-b2e2-4953-876a-258db4600224","resolution":{"observed_at":"2026-08-15T19:49:36.812442Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.796694Z","title":"A compact fpga-based architecture for aes encryption","venue":null,"work_id":"62f14e49-92a9-4b8f-9937-d8767cbb60e1","year":2006},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.407909Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:1682a906bd4e89b47035328803492570758fdfcc6a0afa4616a411594ff30a7d","observation_id":"b5fdbe78-3e9c-46ef-a40f-19269cbc27c3","resolution":{"observed_at":"2026-08-15T19:49:36.800422Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.785499Z","title":"High-performance aes-gcm design for 5g security on fpga","venue":null,"work_id":"f9953c27-7e69-49ae-9cd2-1c39542355ad","year":2021},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.412336Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:abcc453f85a53ba7059b0c835c886b7d65e85ccdaf2b248a18da8ae30fefc074","observation_id":"20724088-a40c-4c65-9ee9-d598d4f9f2ec","resolution":{"observed_at":"2026-08-15T19:49:36.789368Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.773793Z","title":"Securing encryption algorithms against dpa at the logic level: Next generation smart card technology","venue":null,"work_id":"69cd61ca-b99f-41b0-a722-8bef615c6d09","year":2003},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.415964Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:c466a78ad5e9dd2f071c9d4a2e789bb527044cd7de7f3e8a2eb118b4386a8a53","observation_id":"e0ffd717-5011-4dd8-b428-debe02621898","resolution":{"observed_at":"2026-08-15T19:49:36.778435Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.762831Z","title":"Very compact fpga implementation of the aes algorithm","venue":null,"work_id":"8a1a06dd-29ab-456f-b715-d9a6de65fddf","year":2003},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.419503Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:d13176903055f3d65cf750bdbb81e38f543c2a1a600351ffecd92db6bf68a181","observation_id":"28429a3d-f2ac-4021-9a19-9aa8f2b1bc2d","resolution":{"observed_at":"2026-08-15T19:49:36.766677Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.750774Z","title":"Fpga implementation of aes encryption and decryption","venue":null,"work_id":"4ce6eaf8-f8ae-4721-99d4-a779b376aebd","year":2009},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.423351Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:507141748cbd560ab0e9cce90cb9c7b5b8e9fc963ef6bafd06eeb0864a4ce64a","observation_id":"d6940172-0f92-4340-9cfd-dfa6a8ecaf48","resolution":{"observed_at":"2026-08-15T19:49:36.754729Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.739832Z","title":"Fpga implementation of aes algorithm for high speed applications","venue":null,"work_id":"7058277f-fba3-42d7-a3a6-014f238824a4","year":2022},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.427057Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:cf6645302a21b2bb8c901f22b4a3bd3394da857e389dba57f56498e83ae0ed80","observation_id":"d14bc7e4-e6ae-4e79-b2f8-4b5dc8d80b6f","resolution":{"observed_at":"2026-08-15T19:49:36.743641Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.727580Z","title":"Exploring area/delay tradeoffs in an aes fpga implementation","venue":null,"work_id":"831c1a56-14d6-49d0-84fe-69757966b223","year":null},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.430009Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:c6ddc724ee9e0dfc4f6800ad7608df49b4f276335a3f3860a2081f9ff517ab88","observation_id":"f45d40bc-a27f-492a-a2bc-1c6c67a817d2","resolution":{"observed_at":"2026-08-15T19:49:36.731970Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.715106Z","title":"Asic implementation of the aes rijndael algorithm","venue":null,"work_id":"559d8c06-1a20-408f-91c9-3e40ffa365f9","year":2002},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.433523Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:7324dd81482a7c42005cc683283edcb676b4c85e20c33fe027e4c2ec111a1d59","observation_id":"da04b1ab-53b0-473c-a50f-3220241301cd","resolution":{"observed_at":"2026-08-15T19:49:36.719527Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.703749Z","title":"Aes on fpga from the fastest to the smallest","venue":null,"work_id":"0e3cf95e-1650-4e20-9ac4-1a5ba3bce6c1","year":2005},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.436665Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:a8556c6e7fe93cc9a401a51392318a525587ec41e73f487cd980aebf17f989c7","observation_id":"f5f66657-d99b-4776-9dd8-099d9af90ebe","resolution":{"observed_at":"2026-08-15T19:49:36.707813Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.693114Z","title":"An efficient aes implementation using fpga with enhanced security features","venue":null,"work_id":"94a5e7c9-d8be-4c98-96cb-171e2134680a","year":2020},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.439586Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:090628edbda6a5dc33f5d5d40f550fde257b764acbd00cece0e4a8fb3a0f5589","observation_id":"b65673ce-73a0-40e3-8710-8bc0722b78a2","resolution":{"observed_at":"2026-08-15T19:49:36.697006Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.681400Z","title":"A survey on performance analysis of different architectures of aes algorithm on fpga","venue":null,"work_id":"27efd41e-6a26-44ee-a838-dad37bd70f30","year":2021},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.443881Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:b20a3a2b9304456b31f862fe605e9ced7aeb7205405c921f75180961d0377444","observation_id":"a8e29d03-69df-4053-bcc7-108e029df323","resolution":{"observed_at":"2026-08-15T19:49:36.685854Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.671169Z","title":"Efficient implementation of aes algorithm on fpga","venue":null,"work_id":"dda99a77-f2bd-4fcf-9f3f-10348af4c2e0","year":2014},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.447573Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:d971902c36b28c0f0ad1f71381b2c2f2dc33cf49e8b765bba838a14ce5f075a9","observation_id":"f1a753de-eeed-4d95-8c40-8abfecb0b42b","resolution":{"observed_at":"2026-08-15T19:49:36.674574Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.660542Z","title":"Fpga imple- mentation of aes algorithm","venue":null,"work_id":"0569e3d2-aff3-41ca-9047-44c5ddefcfd7","year":2011},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.451661Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:7c3935944ad4c0e42967bec48ce24d062161e4a83a7948642c047126476c9e91","observation_id":"4aae0264-08aa-4aef-bd6d-49140c3fdb06","resolution":{"observed_at":"2026-08-15T19:49:36.663922Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.649715Z","title":"Comparative analysis of different aes implementation techniques for efficient resource usage and better performance of an fpga","venue":null,"work_id":"40c616c4-412f-49da-93fd-c8c4e2d0a2e5","year":2017},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.456429Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:5e1407b6be8094c5a57f1fc42bedc9387ec32502366b9d1f300fff3483152b05","observation_id":"4d72f531-4509-4c42-8697-89562104f2d2","resolution":{"observed_at":"2026-08-15T19:49:36.653670Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.638853Z","title":"Optimization and implementation of aes algorithm based on fpga","venue":null,"work_id":"9ce82eab-a0b0-4cad-861d-dd6187fbfb97","year":2018},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.459826Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:0f7ebbc6952c030b8722bedfb95b0461e9baf1203685520afca3db6647dd64bf","observation_id":"7b7a4f64-c9a8-4e76-b959-9b150a9e4fbd","resolution":{"observed_at":"2026-08-15T19:49:36.642510Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.627830Z","title":"Area optimized implementation of aes algorithm on fpga","venue":null,"work_id":"93b9d660-d8c5-4965-8763-bd26f069ffa1","year":2015},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.464991Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:db73d552d82e97ac6ccb23421f06e249262a2ef9273b7ea5dfaca280e45147e5","observation_id":"efa94d69-9e33-4c8f-ac29-9d4b79c879ff","resolution":{"observed_at":"2026-08-15T19:49:36.631663Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.617088Z","title":"Im- plementation of aes algorithm on fpga and on software","venue":null,"work_id":"1e631dce-7287-472f-9b7e-50116e8f9ac7","year":2020},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.468396Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:e9600e2a2c324cbaef2e5c5e8778ec6c3c50cc5a108517a0d395baa89fc9f055","observation_id":"095c6a2f-13fd-4470-bfed-dd1bb8427ca2","resolution":{"observed_at":"2026-08-15T19:49:36.621160Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.606892Z","title":"A compact Rijndael hardware architecture with S-box optimization","venue":null,"work_id":"9ec064f4-161e-4ce2-bc33-93cf6c075a0e","year":2001},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.473300Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:3a1a8474729a66270c7f137681732dae391a8ef1e9186ae504dba02196cdf188","observation_id":"97be5c59-09bd-4aa7-9117-9e126e3ef9b9","resolution":{"observed_at":"2026-08-15T19:49:36.610618Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.596080Z","title":"A parallel aes architecture for high-speed network security","venue":null,"work_id":"5e5ecddb-54fe-4701-81d0-850f2dcb1626","year":2020},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.477894Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:806777c873d903b72757c63d12c9dd24325e62815b6792e59baaef837a1ee747","observation_id":"fc6b0927-7f82-499b-a76f-eb47d4c29640","resolution":{"observed_at":"2026-08-15T19:49:36.599705Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.583634Z","title":"Reconfigurable memory based aes co-processor","venue":null,"work_id":"3dbd77e8-84ce-46ab-8e86-fab0434ab96c","year":2006},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.481972Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:9b5799ead8dd82ea2b7602ae256e6e31628f53908d98eace5e689a1c1bd01f3f","observation_id":"2e1d3f03-fc51-4b4a-92e4-d6f00f6c7fd7","resolution":{"observed_at":"2026-08-15T19:49:36.587770Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.571894Z","title":"Power attack-immune spintronic-based aes hardware accelerator for secure and high-performance pim architectures","venue":null,"work_id":"fa370187-b3f4-4433-853b-72a2be417a06","year":2025},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.485939Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:20ee433bde27696333f569aa046c725dc465776b127536a6f83ed91c63a603a0","observation_id":"b8785be8-80bc-4ddd-bfa4-c264ac79f47c","resolution":{"observed_at":"2026-08-15T19:49:36.576497Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.559620Z","title":"Enabling PIM-based AES encryption for online video streaming","venue":null,"work_id":"ed7a589e-fc11-4436-87ac-40f0a2ecf387","year":2022},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.489277Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:234ff0c491f0180f0131da94da98edcfc4dbb46c22363c6a573e45012158ed6b","observation_id":"afebc84b-0236-4a4b-a2be-3e20915ac444","resolution":{"observed_at":"2026-08-15T19:49:36.564155Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.548895Z","title":"Processor accelerator for aes","venue":null,"work_id":"4c022696-c321-416f-808c-f6fdde42e664","year":2010},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.493006Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:190648e06a0461e5f3dbd34e5c8269361724d52fce6b09ec4674622a7e1997d2","observation_id":"6a76171e-2c78-422a-9e28-055e9246036f","resolution":{"observed_at":"2026-08-15T19:49:36.552514Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:49:36.535554Z","title":"The rijndael algorithm","venue":null,"work_id":"f7669c2b-86c8-4715-a6bc-0a709b1295ec","year":2004},"citing_paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-15T19:49:36.496884Z"},"links":{"citing_paper":"/paper/2506.15070"},"observation_digest":"sha256:28f0c8507182454e704af214a4acb8735f9a164fbdfa6abba8e94153a6f67b33","observation_id":"0637f1bb-0e87-4289-8f50-4f86948ddced","resolution":{"observed_at":"2026-08-15T19:49:36.541243Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.15070","last_updated":"2025-06-18T02:25:04Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-15T19:42:14.133830Z","submitted_at":"2025-06-18T02:25:04Z","title":"Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine"},"reference_resolution":{"displayed":34,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":3,"verified_exact":0,"verified_fuzzy":31},"total_outbound_references":34},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"thesis":"As of 23 August 2026, this Paper Citation Record lists 34 of 34 outbound references and 2 inbound Pith citation observations for arXiv:2506.15070."}