{"as_of":"2026-08-13T06:32:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:7b2213e7d66664d9edf85aa1433e5bc8c6c2244783ba0419226fd4f8a142750a","coverage":[{"denominator":12,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":12,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T23:59:28.319722Z","state":"measured"},{"denominator":13,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":13,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-13T06:32:02.005865+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-13T20:45:58.062569Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-13T20:48:15.255186Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"cited_work":{"arxiv_id":"2506.15613","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.15613","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"7606063b-0ab1-4b1e-a373-b9c65618eb8e","year":2025},"citing_paper":{"arxiv_id":"2604.02442","last_updated":"2026-04-02T18:14:28Z","snapshot_observed_at":"2026-08-10T22:29:29.363159Z","submitted_at":"2026-04-02T18:14:28Z","title":"WIO: Upload-Enabled Computational Storage on CXL SSDs","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-13T20:45:58.062569Z"},"links":{"cited_paper":"/paper/2506.15613","citing_paper":"/paper/2604.02442"},"observation_digest":"sha256:3b2dfeb25a1d50b2f31f4bed616d4ab3e298b3bfa143eadfe20ec8d33239f887","observation_id":"edf4135e-5912-4f09-b155-423ccdb7722b","resolution":{"observed_at":"2026-05-13T20:48:15.256778Z","resolver_source":"arxiv_id","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2506.15613/citation-record","integrity":"/paper/2506.15613/integrity","json":"/paper/2506.15613/citation-record.json","paper":"/paper/2506.15613"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:29.878697Z","title":"+ \")-depth(","venue":null,"work_id":"f966e3f2-57f2-4f47-8b20-77cd0cda0de8","year":null},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":1,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:26.933753Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:c41354d20b656c4fc49b4af314ec8b92b844e6fdc0d74bc26f5e29eef14e4c70","observation_id":"82a4c26a-463c-4530-b9ab-49d08a467fce","resolution":{"observed_at":"2026-08-06T23:59:29.919872Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:29.783476Z","title":null,"venue":null,"work_id":"04d5e1dd-6f61-497c-9bb0-aec7adc3f040","year":null},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":2,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:27.014683Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:78254e39bc92d1d53f5f6cf1287ba620f0c68fd7a7999ac8f4bfc11305e32ef2","observation_id":"ef73a131-9d8e-4a96-b7b4-2169260cdd7e","resolution":{"observed_at":"2026-08-06T23:59:29.837222Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:29.682299Z","title":null,"venue":null,"work_id":"02b9f04e-6814-4e17-b895-76d034bdb0f0","year":null},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":3,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:27.132781Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:8f96bfd000870591e6e63c56fc3f9f517d11a2c6f8c1418896ed6b07f4989159","observation_id":"056f33a7-3024-4b27-9c2c-633336b74f2e","resolution":{"observed_at":"2026-08-06T23:59:29.751507Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:29.572463Z","title":"Zhong, D","venue":null,"work_id":"5fb86361-13c4-49ab-8440-d254f4579b82","year":2024},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":4,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:27.235700Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:ce16011d59ddf908d411e0f0ee03bb4cfc95a7889b212af5b01f4b8d4784faaf","observation_id":"3ac7e79b-0fb9-4086-82fb-be7a546ecdc9","resolution":{"observed_at":"2026-08-06T23:59:29.637550Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:29.500299Z","title":null,"venue":null,"work_id":"328319d3-26f5-422b-b311-4041b8c6d719","year":null},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":5,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:27.395517Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:091bf8a825010df10294d1139021961bd5ac284c9090c513190c5b51e4457175","observation_id":"e9633482-4ebb-4f15-91cd-78ba36d41b0b","resolution":{"observed_at":"2026-08-06T23:59:29.531608Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2404.02868","last_updated":"2024-04-03T17:03:18Z","snapshot_observed_at":"2026-08-13T05:58:00.097112Z","submitted_at":"2024-04-03T17:03:18Z","title":"UDON: A case for offloading to general purpose compute on CXL memory","version":1},"cited_work":{"arxiv_id":"2404.02868","doi":null,"metadata_source":"pith","pith_arxiv_id":"2404.02868","snapshot_observed_at":"2026-08-06T23:59:28.463648Z","title":"UDON: A case for offloading to general purpose compute on CXL memory","venue":"cs.ET","work_id":"73ff14cb-434f-4752-a5b0-53457fe9f336","year":2024},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:27.523565Z"},"links":{"cited_paper":"/paper/2404.02868","citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:26c637f477a8cbea62d487acaaf226956dd58c818b40161e7769229c6c4a2c21","observation_id":"b87482c6-3d0c-4650-8c70-bcf67b0ccd57","resolution":{"observed_at":"2026-08-06T23:59:28.596442Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:29.416485Z","title":"Strohmaier and H","venue":null,"work_id":"b8ad7ea2-059f-4148-944e-086fdf383dee","year":2005},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":7,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:27.695542Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:756dc5dac967198d9bebba35e5fe14a04078bb72668a392143148d5c2fe49db5","observation_id":"8d12c22c-5f09-4995-a0ba-f5fa83b39abb","resolution":{"observed_at":"2026-08-06T23:59:29.460029Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:29.312255Z","title":"Binkert, B","venue":null,"work_id":"fb33147b-52b2-4825-8c47-7540d37a992e","year":2011},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":8,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:27.792507Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:fd0292ffdc9696caf7e6bf0853978822b3d338ab00d1cd6e1aaa9d14fc5e936f","observation_id":"e4c49361-dbdb-46d9-9c18-b7388fc36c94","resolution":{"observed_at":"2026-08-06T23:59:29.363485Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:29.218111Z","title":null,"venue":null,"work_id":"8a5d7d80-46ea-40e7-b9c8-125e9e532ba8","year":2018},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":9,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:27.948770Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:cb597c4fd6d227b6d06aeed6ea6db80cdafbf8de7342fce3bb4d25e8911cb86b","observation_id":"e2a2c56f-439c-41b5-9a0c-d0dc87b52d50","resolution":{"observed_at":"2026-08-06T23:59:29.264473Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:29.067704Z","title":null,"venue":null,"work_id":"f4e41335-5738-453b-8360-045bdd5aea2a","year":2006},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":10,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:28.074247Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:08188b781752d7dd007e975dd4f5a8e2dfaade19e83ed915c17439ac097ceb75","observation_id":"efae3480-c00d-4303-a18e-c43e8047bb94","resolution":{"observed_at":"2026-08-06T23:59:29.141713Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:28.930843Z","title":null,"venue":null,"work_id":"68fed09c-2f51-4c17-93f5-2ab0c906e522","year":null},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":11,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:28.183075Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:ae8d44936dcc84734dd7ab144a2a382a917a308bc374ec8ab788efe13af77389","observation_id":"0d2c0e33-c203-4fc9-ba36-99feeeabdd29","resolution":{"observed_at":"2026-08-06T23:59:28.993149Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T23:59:28.721404Z","title":null,"venue":null,"work_id":"7b14a204-9144-4182-a55a-ad813c95b62a","year":1995},"citing_paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation","version":1},"reference_index":12,"source":"arxiv_source","source_observed_at":"2026-08-06T23:59:28.319722Z"},"links":{"citing_paper":"/paper/2506.15613"},"observation_digest":"sha256:48737a295b893e27df7dabbc1c78e9b3cff40aaa7965ea9c0c6551da68357d29","observation_id":"4f16061c-d492-4a4e-9335-767e2c89fd37","resolution":{"observed_at":"2026-08-06T23:59:28.837238Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.15613","last_updated":"2025-06-18T16:44:04Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-11T11:54:52.691085Z","submitted_at":"2025-06-18T16:44:04Z","title":"From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation"},"reference_resolution":{"displayed":12,"state_counts":{"malformed_identifier":1,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":7,"verified_exact":1,"verified_fuzzy":3},"total_outbound_references":12},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 12 of 12 outbound references and 1 inbound Pith citation observation for arXiv:2506.15613."}