{"as_of":"2026-08-20T16:37:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:3eabb645b82950e23f74b5f47bda64cde7b6c2cc8432b79b888244d3375b98d2","coverage":[{"denominator":44,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":44,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T19:17:33.706732Z","state":"measured"},{"denominator":44,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":44,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-20T06:33:59.587034+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.17154/citation-record","integrity":"/paper/2506.17154/integrity","json":"/paper/2506.17154/citation-record.json","paper":"/paper/2506.17154"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.725533Z","title":"Hardware Prefetcher on Intel Processors","venue":null,"work_id":"e4d9c1fe-eabb-436b-a81b-fece96d00e65","year":2014},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.545459Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:2d124b3e4cb9fd23a88426ff0873180af5fef246ea9a620c94d19a25921a3592","observation_id":"8aed5e20-3d19-425f-a99a-e40308906eb8","resolution":{"observed_at":"2026-08-15T19:17:34.728808Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.715922Z","title":"CVE-2018-3639: Speculative Store Bypass","venue":null,"work_id":"52e2be62-c333-4208-aa94-244c1afdc039","year":2018},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.549549Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:5ca6e3e3b6958ab8d6a6d46140d0bc17543b9f5fcb0d6a5cc1bc93d1ed4c87e6","observation_id":"05a699b7-3e4a-4715-8f0a-c226a5b499bc","resolution":{"observed_at":"2026-08-15T19:17:34.719016Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.552867Z","title":null,"venue":null,"work_id":null,"year":1991},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.552867Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:6bdaf2037d8ceab4d01ce05b19bd19d5eb451a58a049d5155425761ad6db98be","observation_id":"9dfb4b58-15bd-4f0a-a031-b6bb682c2a41","resolution":{"observed_at":"2026-08-15T19:17:33.552867Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.707912Z","title":"Wenisch, Yuval Yarom, and Raoul Strackx","venue":null,"work_id":"77d51de7-3cd9-4c35-811c-8cb2fe1bf699","year":null},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.556540Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:8b45fb7174f4bd8c9d067c30cc86d458664ffbb1fdf9a4eaf81733cac3143345","observation_id":"0f1df1ac-299c-48c4-9978-11e5ba99d731","resolution":{"observed_at":"2026-08-15T19:17:34.710742Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/978-3-030-16458-4_27","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-17T11:03:46.409680Z","title":"Finocchiaro, and Danilo Ven- draminetto","venue":"Lecture notes in computer science","work_id":"fe1db124-3180-466a-b269-c73d1a6bac8c","year":2019},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.567878Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:3ef6612fa0feafb0c183f3e2d9b8a8d67d5e9f0ff5e1ffd2ccc6a0f68e2a0363","observation_id":"1532a77a-0007-42d1-a3a9-72f823926e9c","resolution":{"observed_at":"2026-08-15T19:17:34.618458Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.581626Z","title":null,"venue":null,"work_id":"ddf834f6-6c70-4191-834a-0af237910803","year":null},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.571873Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:4c567438b5a47462a44ec92a76ed760af11dd3ec8537a6044081f4164578dbda","observation_id":"a2c26e36-ccf3-4864-91ab-5b95f6020962","resolution":{"observed_at":"2026-08-15T19:17:34.585047Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.564346Z","title":null,"venue":null,"work_id":"6ecf7259-6046-4ec4-bd12-d03fc8bbcb5f","year":2019},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.578980Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:855891d5309f4c4fa11984d83dae3b59ae277a2fc065b8917db7335897024fed","observation_id":"934be2bd-074d-4b19-8d42-1b604ca031ad","resolution":{"observed_at":"2026-08-15T19:17:34.567797Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.554839Z","title":"Dillinger, Panagiotis Manolios, and Daron Vroon","venue":null,"work_id":"d5f6dd05-4aa0-4f91-ab67-59c3a7ff583e","year":null},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.582119Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:44fb71a91a9a0403b007476f1a23956605eb829f890104aa2d58f175ebb180b6","observation_id":"b76ac9ae-ef90-4673-a0d4-212fbc871fe0","resolution":{"observed_at":"2026-08-15T19:17:34.558668Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.588995Z","title":"2016.Interactive Non-theorem Disproving","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.588995Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:106fb0847cbc284f347edf13c0233d612642c82e908305b7f01810be3a89d755","observation_id":"95f9e878-c1c3-4c26-9152-ff8dea096716","resolution":{"observed_at":"2026-08-15T19:17:33.588995Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.593017Z","title":"Dillinger, Matt Kaufmann, and Panagiotis Manolios","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.593017Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:427d5feb569333b29449e9b8fa421e4e1bc48085f1d541c2b0e098a5cf927564","observation_id":"8a5c96b1-37d3-4af4-b052-d07fa3063ab1","resolution":{"observed_at":"2026-08-15T19:17:33.593017Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.597020Z","title":"Dillinger, and Panagiotis Manolios","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.597020Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:19a849ada27922f419af4eae6c350afe4d358ddb21f99994079331cb8905f884","observation_id":"037696d6-113d-497b-a545-fa8faae5136e","resolution":{"observed_at":"2026-08-15T19:17:33.597020Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.5555/2157654","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.792635Z","title":null,"venue":null,"work_id":"82adb806-fad3-4622-84b8-b7659201c968","year":2011},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.599894Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:41c4684f4b7435710d4cc3b51977a05492a84b038cf35fc73aff79e44c29a0b0","observation_id":"1fe4c10e-7970-4e78-82aa-d9465320c7d1","resolution":{"observed_at":"2026-08-15T19:17:33.795770Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.603485Z","title":"The ACL2 Sedan","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.603485Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:eef48586475868183e2949dabb463cd4ca03cac09bf66d64298fe5a34c09cf87","observation_id":"46407268-8cca-4e9b-aaad-7d88bd387379","resolution":{"observed_at":"2026-08-15T19:17:33.603485Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.26204/kluedo/6930","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.775767Z","title":"2022.Unique Program Execution Checking: A Novel Approach for Formal Security Analysis of Hardware","venue":null,"work_id":"3316f61e-aab9-4ee2-9ebb-ad443041ea73","year":2022},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.606666Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:0559ba91593b1da8fcdf925b986d5567304acad492e03b8351a4b7063210498e","observation_id":"27b0c834-c36f-415a-af7d-0df45cb250cb","resolution":{"observed_at":"2026-08-15T19:17:33.779468Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2019.87150","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.322086Z","title":"Barrett, Subhasish Mitra, and Wolfgang Kunz","venue":null,"work_id":"b756bc26-1232-42b6-8c6d-1870aa5de2a2","year":2019},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.610807Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:0827e53961442e604664f8f4993a4e573dcd63eae27e4e206149e13404a72374","observation_id":"01eb92b7-85b1-4347-b0bd-30738eb07202","resolution":{"observed_at":"2026-08-15T19:17:34.327754Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.544748Z","title":null,"venue":null,"work_id":"4a44790b-dab3-4874-a026-f69ad46e1725","year":2024},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.614654Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:dc9fff4abacf1bc19ada4bdd237003a3a3ad1361fa2363a5b2e406218fed5dc1","observation_id":"c00a857a-8682-4b0a-a2ea-62613e93d305","resolution":{"observed_at":"2026-08-15T19:17:34.548078Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.618256Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.618256Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:c6854d759605136339bce7220dcb0fd4ad4d9f6da0bdc1256d3e6b95bc786eca","observation_id":"a982d5f7-c915-4b01-8b04-12e1451f1d56","resolution":{"observed_at":"2026-08-15T19:17:33.618256Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.533163Z","title":"2011.Computer architecture: a quanti- tative approach","venue":null,"work_id":"8ee12ac0-f669-4460-bbe5-e26bff110978","year":2011},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.622490Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:f1213859ac687ca246a64f081647bf56a3b44e4d40d01c134b2110f71d64e1b5","observation_id":"cddb3b38-6e46-48cf-b86e-2710e4e2a0b2","resolution":{"observed_at":"2026-08-15T19:17:34.536738Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.522427Z","title":"2016.Intel ® 64 and IA-32 Architectures Optimization Reference Manual","venue":null,"work_id":"f56edd15-0aaa-489b-814c-829a47d90898","year":2016},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.625274Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:00e6686458e43f680b9127176d04bd548daf452327993df07b4946e21a714676","observation_id":"3f20cb36-1451-4ba3-9a2a-54ad769a4728","resolution":{"observed_at":"2026-08-15T19:17:34.526718Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.503612Z","title":null,"venue":null,"work_id":"7b04dbfd-56c6-4394-801c-43b91675b3a4","year":2015},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.628664Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:30a697f4d7776a75888236fb0f0ca4ab35d20e633dbb83a4dd34c2d15700ffd5","observation_id":"f66dd0bc-c380-4260-ac28-1fb674e5b1eb","resolution":{"observed_at":"2026-08-15T19:17:34.516273Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.463617Z","title":null,"venue":null,"work_id":"2014ae41-edd2-4a9a-a73e-1658011865ae","year":2019},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.632061Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:70288a77f8274ba95d8177188c941f2da4518cc3183bacc547c6ce7f52a7ffc6","observation_id":"ff5182ef-2993-4583-a239-5977defd38f7","resolution":{"observed_at":"2026-08-15T19:17:34.488825Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.638727Z","title":"2000.Computer- Aided Reasoning: Case Studies","venue":null,"work_id":null,"year":2000},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.638727Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:5a8190cded268a521aee5e12f4f30f65dfc1ba0ca027460bd58a6f8f63899c32","observation_id":"7e75b3f9-c50e-4ca9-a6f5-964937a92087","resolution":{"observed_at":"2026-08-15T19:17:33.638727Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.413594Z","title":null,"venue":null,"work_id":"6e2a1064-66de-4a93-b7e1-3cadfe992c91","year":2025},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.641778Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:9e5022f2008dc56963a5c894731233b5451a60ac1a05a8d0de6f3d8af7772259","observation_id":"c5717f35-96c9-48bc-8616-037ccbfe3f3e","resolution":{"observed_at":"2026-08-15T19:17:34.417155Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.645092Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.645092Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:295ada565ee057a261625a3fe8bdf2b4a9c7cb48bc2fa83e51b10e47a2739af9","observation_id":"75adc74b-f65a-4f1c-b833-6e762179d13a","resolution":{"observed_at":"2026-08-15T19:17:33.645092Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.648282Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.648282Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:758739496958a91b23c8ce7c6df4f6f9bf501505f68c07971b01684e0acb1d31","observation_id":"ec441f02-3905-4fa9-9abc-766538c4f0e3","resolution":{"observed_at":"2026-08-15T19:17:33.648282Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2003.05503","last_updated":"2021-04-19T12:39:21Z","snapshot_observed_at":"2026-08-02T11:05:33.873813Z","submitted_at":"2020-03-11T19:53:45Z","title":"Bypassing memory safety mechanisms through speculative control flow hijacks","version":3},"cited_work":{"arxiv_id":"2003.05503","doi":null,"metadata_source":"pith","pith_arxiv_id":"2003.05503","snapshot_observed_at":"2026-08-15T19:17:34.185975Z","title":"Bypassing memory safety mechanisms through speculative control flow hijacks","venue":"cs.CR","work_id":"e3a4940f-97b9-4d23-9976-b406e178c9a9","year":2020},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.651162Z"},"links":{"cited_paper":"/paper/2003.05503","citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:1fae00d74a2895275cb7c869a67b7e63e43f24f55b92f424475c909897dc0c57","observation_id":"04c42b32-6ae8-4f36-ab1f-4f092ba7a992","resolution":{"observed_at":"2026-08-15T19:17:34.190131Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/3-540-40922-x_11","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-17T11:03:46.409680Z","title":null,"venue":"Lecture notes in computer science","work_id":"12cbd1c7-347c-4415-9e0d-3214691a6f0f","year":2000},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.654515Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:e6119e8089203c97846f988054a35d4b0d843080225c58822fb7cecc54e2ec5c","observation_id":"51d9574a-2961-49f5-a6f8-e67ab2736eec","resolution":{"observed_at":"2026-08-15T19:17:33.762682Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.657701Z","title":"Srinivasan, and Kushal K","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.657701Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:0ffe48fc9e1bb70a4f6fbdf6b7a87c1bf78f251e6b560c7213cd54d75c088eac","observation_id":"94a72313-507d-4e25-96b5-dad361d54156","resolution":{"observed_at":"2026-08-15T19:17:33.657701Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.393298Z","title":null,"venue":null,"work_id":"25c90521-03a4-4016-8264-7fc27a76eee4","year":2016},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.661195Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:8e6548f9c90646be5c46f838e7273c6dfd03f594a440eee3171e40736608d49c","observation_id":"056b5758-1beb-4931-9874-f2d33f898f34","resolution":{"observed_at":"2026-08-15T19:17:34.396701Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.381580Z","title":"Patterson and John L","venue":null,"work_id":"88c4f150-7580-418e-8cfb-0da1a9ae20aa","year":2013},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.664790Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:1cf66e4761f3cdfb672e193668a3093b6a109e808ae2b361cbd9e7aa7cedc008","observation_id":"f3c174d7-9854-4b3b-bd54-af3038e892ec","resolution":{"observed_at":"2026-08-15T19:17:34.386198Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2309.03376","last_updated":"2023-09-06T21:54:42Z","snapshot_observed_at":"2026-08-16T15:02:41.122035Z","submitted_at":"2023-09-06T21:54:42Z","title":"This is How You Lose the Transient Execution War","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2309.03376","snapshot_observed_at":"2026-08-15T19:17:33.667720Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.667720Z"},"links":{"cited_paper":"/paper/2309.03376","citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:6b41c8ba95166559cadad31e78325ea65045272254a936510d1598be350c906c","observation_id":"278bd93e-4f90-4fe7-880e-71ae6c3467db","resolution":{"observed_at":"2026-08-15T19:17:33.667720Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.371185Z","title":null,"venue":null,"work_id":"d78429ff-df68-4b31-9c0d-e718c7583135","year":2019},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.671530Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:f14cf8fcd045327e6c806b029c016e49407a3528f1a8d60a35bda5fcf260a198","observation_id":"f742d4c2-87d1-421e-b9cb-b28d2bd034fd","resolution":{"observed_at":"2026-08-15T19:17:34.374923Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.674856Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.674856Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:ccec545107b02911478a7c93567e2b5004179987886b61631e9a473f8c069f6d","observation_id":"c4f84197-cb81-493d-9c95-a9e0f0740ec1","resolution":{"observed_at":"2026-08-15T19:17:33.674856Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.356721Z","title":null,"venue":null,"work_id":"e51296f2-142e-4cbb-95ab-25d1442d788e","year":1967},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.681576Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:45fa5566471582fdecc248a2a9fe8584f69f55c3220d068baced4a143b8a8758","observation_id":"f9fd229b-e262-427e-a1e6-6163ce4879a3","resolution":{"observed_at":"2026-08-15T19:17:34.360132Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.348215Z","title":null,"venue":null,"work_id":"26b51abe-89f5-4cf0-88e8-ece41270984f","year":null},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.684883Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:73f2e28bd619ee4fa6143a5a034ed2413b26271af82004535e1daca64008744b","observation_id":"10d51281-8af4-4661-ad5b-f5b263a1ee1e","resolution":{"observed_at":"2026-08-15T19:17:34.351124Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.5281/zenodo.15706553","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.735396Z","title":"Walter, Konstantinos Athanasiou, and Panagiotis Manolios","venue":null,"work_id":"0dbd49c4-b47a-4f37-b1b0-99b30a7a48ff","year":2025},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.692916Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:6acfc4c1a7c252a33188d8f346191125bb8d05d95edcac20b1a0242b5a0613bf","observation_id":"fc29e6aa-ec49-4052-9e1e-8571e1e3a480","resolution":{"observed_at":"2026-08-15T19:17:33.740198Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.698641Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.698641Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:2524de358f94398918ae28714d5b5532a9b03c1ebd9b54c551c8ab20b21effee","observation_id":"048ac331-6e85-4696-b0d7-1bd2251b3378","resolution":{"observed_at":"2026-08-15T19:17:33.698641Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.706732Z","title":"jump if greater than","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.706732Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:4037e56470960ed61ff10d915aed539d54ce3c4320cf82e9cba11989894f7ccb","observation_id":"b24ba531-a1bd-45eb-a579-99b692c31d19","resolution":{"observed_at":"2026-08-15T19:17:33.706732Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.644658Z","title":null,"venue":null,"work_id":"118d72c7-0ac2-48f6-ab8d-89878835ba52","year":null},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":1008,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.563458Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:cf94b54f307e4c2cae57384a9a97679a889d29277cce73f8bfb9f14368781b4a","observation_id":"c97e6acf-56e5-44ce-9ea6-a5ba4aa10ba8","resolution":{"observed_at":"2026-08-15T19:17:34.668678Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.585467Z","title":"InTools and Algorithms for the Construction and Analysis of Systems (TACAS)","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":2011,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.585467Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:27cb3149ac610822834ed72f414fee46f21c114394e8b135b8890c7f13357bf0","observation_id":"d4e6422c-7f46-4a49-bf3d-dff5001fd976","resolution":{"observed_at":"2026-08-15T19:17:33.585467Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.699487Z","title":"In27th USENIX Security Symposium, USENIX Security 2018, William Enck and Adrienne Porter Felt (Eds.)","venue":null,"work_id":"654f5e47-02bf-4982-a55c-c73b8e480c65","year":2018},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":2018,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.560120Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:370fe640b69ce857f1f2b81768b02a93ce9b0db5cd355d366444a0eba0178683","observation_id":"9ff5397f-3783-4501-8dc7-61ba1d22b5af","resolution":{"observed_at":"2026-08-15T19:17:34.702425Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.573201Z","title":"InProceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security","venue":null,"work_id":"0a49db5b-0883-4a07-b74a-41e227db5a06","year":2019},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.575004Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:5fa1dbd2cdbf196e36c0374d1004dbe10e2b5dc4f53efdebddffed910965480b","observation_id":"41b30ae0-edde-46eb-9d53-38285138023e","resolution":{"observed_at":"2026-08-15T19:17:34.576254Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:34.335310Z","title":"In41th IEEE Symposium on Security and Privacy (S&P’20)","venue":null,"work_id":"57a3b2f1-8181-4d60-8dc0-f9f77a6e59dc","year":null},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":2020,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.687786Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:5d40d93f134d7b401df39a4cdde6c791c1742ff8f58b4f144bda9f59219ca41c","observation_id":"76d2eba0-283c-4dee-bb37-5ce3ff10a142","resolution":{"observed_at":"2026-08-15T19:17:34.340228Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T19:17:33.678182Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution","version":1},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-15T19:17:33.678182Z"},"links":{"citing_paper":"/paper/2506.17154"},"observation_digest":"sha256:0b03ef3127054c66e90ad5e1c397c57dd129d8e8ffe8deb12918c16532d49afb","observation_id":"f8d6179d-baa4-4394-a14d-3f5969205c77","resolution":{"observed_at":"2026-08-15T19:17:33.678182Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2506.17154","last_updated":"2025-06-20T16:56:14Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-18T23:23:31.150187Z","submitted_at":"2025-06-20T16:56:14Z","title":"Global Microprocessor Correctness in the Presence of Transient Execution"},"reference_resolution":{"displayed":44,"state_counts":{"malformed_identifier":2,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":25,"verified_exact":6,"verified_fuzzy":10},"total_outbound_references":44},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"thesis":"As of 20 August 2026, this Paper Citation Record lists 44 of 44 outbound references and 0 inbound Pith citation observations for arXiv:2506.17154."}