{"as_of":"2026-08-09T20:17:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:87c815cbcac4c26b64c4e6dc9d87c677b5bc0edf69b2fddf4d1e43421ee4d50f","coverage":[{"denominator":11,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":11,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T21:51:27.771834Z","state":"measured"},{"denominator":12,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":12,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T21:36:24.993295Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-06T00:16:16.768632Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"cited_work":{"arxiv_id":"2506.23405","doi":"10.48550/arxiv.2506.23405","metadata_source":"pith","pith_arxiv_id":"2506.23405","snapshot_observed_at":"2026-08-06T00:16:16.768632Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","venue":"cs.ET","work_id":"c9d515af-ac86-4404-8ade-f707dde79fbb","year":2025},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":4,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:24.993295Z"},"links":{"cited_paper":"/paper/2506.23405","citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:ec42d99c8291a04e094c681c36e6646e10b3350479422ffa0a4a604f23bdcc37","observation_id":"089691a3-5ddb-47da-9315-a00db09fd2eb","resolution":{"observed_at":"2026-08-05T21:36:26.158866Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2506.23405/citation-record","integrity":"/paper/2506.23405/integrity","json":"/paper/2506.23405/citation-record.json","paper":"/paper/2506.23405"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T21:51:29.554031Z","title":"5), we employ a precise quantitative study that utilizes finite-element physical models, SPICE simulation, and cycle-accurate GPU simulation","venue":null,"work_id":"4438fbd1-b38e-45e2-a773-f058cd67a542","year":null},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:26.781719Z"},"links":{"citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:399f8aca2dfa18dff86b82368fe5d2c523e5edce51639a82618dc113aa01015c","observation_id":"0ec4123c-4152-4e1f-8b8d-31d43500e091","resolution":{"observed_at":"2026-08-06T21:51:29.635360Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T21:51:29.399684Z","title":"functional","venue":null,"work_id":"f0a14c84-c582-45e3-824a-291fd930c9ac","year":null},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:26.864863Z"},"links":{"citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:e43a8945c1c4125588ca5b9f99caf8b3ee1c0f0a140ae5cf4cfa781bc80bfe75","observation_id":"db862831-ec39-4ad9-b704-37db8e992f81","resolution":{"observed_at":"2026-08-06T21:51:29.473449Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T21:51:29.185726Z","title":null,"venue":null,"work_id":"05c0f5af-9f9d-4d7e-b8f7-e5f4943530a7","year":null},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:26.974568Z"},"links":{"citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:ef48c97c0cc856986e4dcd59f1d4739505658cb76ae9ef05e2dfd2d2970bdaca","observation_id":"504a42b6-399a-45d1-85b5-e28abbd0d2cb","resolution":{"observed_at":"2026-08-06T21:51:29.250102Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T21:51:29.013327Z","title":"We model the baseline system after a verified NVIDIA Ampere RTX 3070 GPU model [20], with system Fig","venue":null,"work_id":"e2460989-717c-4e53-81e8-a46ea026816f","year":null},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:27.064562Z"},"links":{"citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:ac6daf435d089c0beca0549a56e2f46c1e495ecce0cceaeead40a155497bacd8","observation_id":"c467ae3f-146b-416c-9780-564ee03be150","resolution":{"observed_at":"2026-08-06T21:51:29.091611Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T21:51:28.854332Z","title":"16, we track total performance (instructions per cycle, IPC), application runtime, and performance per watt for each benchmark and its geometric mean","venue":null,"work_id":"b7f13834-c327-4ee6-84ca-99ac3d91829b","year":null},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:27.112549Z"},"links":{"citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:9a0c7298bdd13fab402c94c6b069bd7445bf922d7fee9ddeb1e235bfbf574978","observation_id":"8f8fa200-c39a-475e-a31a-9c1b57bde499","resolution":{"observed_at":"2026-08-06T21:51:28.928597Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T21:51:28.589544Z","title":"Magnetic tunnel junction (MTJ) based multi-port racetrack memory [65], STT-MRAM [66]-[68], and SOT-MRAM [69] register files have been the focus of prior GPU system-level studies","venue":null,"work_id":"1a9c61c2-e78d-476f-b4d0-88f088d3db59","year":null},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:27.236614Z"},"links":{"citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:d0cd232dd7f390aedc2be47dd002c1b60d66444c53da197bdd1349d759475a7c","observation_id":"1bec9786-03a9-4ca4-94d3-8003274122f4","resolution":{"observed_at":"2026-08-06T21:51:28.727680Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T21:51:28.358656Z","title":"NVIDIA Announces Financial Results for First Quarter Fiscal 2025,","venue":null,"work_id":"c7d2b8ff-bd00-4767-92d1-485a944ae593","year":2025},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:27.381972Z"},"links":{"citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:47cb5503d8c3cda6141ceb009140f7e4fe543c86569e209358c915f5f231b651","observation_id":"b80e318d-0a39-4de6-b566-0f0366825aa8","resolution":{"observed_at":"2026-08-06T21:51:28.444211Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2503.06304","last_updated":"2025-03-11T03:26:20Z","snapshot_observed_at":"2026-08-07T17:19:55.579111Z","submitted_at":"2025-03-08T18:42:34Z","title":"Optimization and Benchmarking of Monolithically Stackable Gain Cell Memory for Last-Level Cache","version":2},"cited_work":{"arxiv_id":"2503.06304","doi":null,"metadata_source":"pith","pith_arxiv_id":"2503.06304","snapshot_observed_at":"2026-08-06T21:51:27.959920Z","title":"Optimization and Benchmarking of Monolithically Stackable Gain Cell Memory for Last-Level Cache","venue":"cs.ET","work_id":"74b5da05-220e-4dc2-b04c-872723ecd4cd","year":2025},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:27.467673Z"},"links":{"cited_paper":"/paper/2503.06304","citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:ff4ccee33ed0ef63b6486a50eb4630bf482c246fe38c594e224bbc9d8d121d1a","observation_id":"23b66caf-26f6-4d7f-8e1b-3ef7ddfb5bec","resolution":{"observed_at":"2026-08-06T21:51:28.090973Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.14866","last_updated":"2025-08-05T00:25:53Z","snapshot_observed_at":"2026-08-07T16:00:40.915076Z","submitted_at":"2025-04-21T05:27:33Z","title":"GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.14866","snapshot_observed_at":"2026-08-06T21:51:27.567383Z","title":"Novel vertical channel-all-around (CAA) In-Ga-Zn-O FET for 2T0C-DRAM with high density beyond 4F² by monolithic stacking,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:27.567383Z"},"links":{"cited_paper":"/paper/2504.14866","citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:9fad07f0acf22e061bcd3d458f4b79e06f68bcae9c8bc2b5c3267f6afaaf548d","observation_id":"095b7736-e735-4a83-be58-33854c4005e0","resolution":{"observed_at":"2026-08-06T21:51:27.567383Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2307.06435","last_updated":"2024-10-17T01:10:40Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2023-07-12T20:01:52Z","title":"A Comprehensive Overview of Large Language Models","version":10},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2307.06435","snapshot_observed_at":"2026-08-06T21:51:27.685127Z","title":"Exploration of GPGPU register file architecture using domain-wall-shift-write-based racetrack memory,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:27.685127Z"},"links":{"cited_paper":"/paper/2307.06435","citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:8c166f21fe60944ebb51f0b74f63ccd5ac4c485186fa3e43407cddc4244f19cb","observation_id":"a9585574-6851-4cc8-b0eb-c3de1b8d64ce","resolution":{"observed_at":"2026-08-06T21:51:27.685127Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T21:51:28.172794Z","title":"Advanced hybrid MRAM-based novel GPU cache system for graphic processing with high efficiency,","venue":null,"work_id":"b3574214-88cb-409c-9bc1-3b845c1589ee","year":2024},"citing_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-06T21:51:27.771834Z"},"links":{"citing_paper":"/paper/2506.23405"},"observation_digest":"sha256:388edbe2cd138a76d075dbd1910edcdcae16222b8dfb6400f9d49ef7eecdf004","observation_id":"58b53191-7472-4a19-b5ac-24cda818f94a","resolution":{"observed_at":"2026-08-06T21:51:28.270577Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","latest_version":1,"primary_category":"cs.ET","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms"},"reference_resolution":{"displayed":11,"state_counts":{"malformed_identifier":0,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":3,"verified_exact":0,"verified_fuzzy":7},"total_outbound_references":11},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 11 of 11 outbound references and 1 inbound Pith citation observation for arXiv:2506.23405."}