{"as_of":"2026-08-22T09:43:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:481ed324a100de3d06c478581420b59efe6537df6069ed51c5d8e3781709caf1","coverage":[{"denominator":49,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":49,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T20:18:40.466171Z","state":"measured"},{"denominator":49,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":49,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-22T06:32:14.747728+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2507.03344/citation-record","integrity":"/paper/2507.03344/integrity","json":"/paper/2507.03344/citation-record.json","paper":"/paper/2507.03344"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:51.885806Z","title":null,"venue":null,"work_id":"d234b139-6973-4801-a2d8-e112e206b8e9","year":null},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:33.927329Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:6649f71fd22dc325d0bf9feaf23d36c97500c96f11efdf41501dab799251df17","observation_id":"86ada7a4-20c4-459d-87ca-eac308e33df0","resolution":{"observed_at":"2026-08-06T20:18:52.056950Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:51.511391Z","title":null,"venue":null,"work_id":"fe2f64b1-12fe-4a94-9f06-f628c43f057b","year":null},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:34.045589Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:dcab5a9ab6ec4df6fab2b5e190b9e7b43b26eb43c1c534a661228c50be23a9f2","observation_id":"9d330d4d-0134-4da1-a5b9-0fe4c5e7c5f3","resolution":{"observed_at":"2026-08-06T20:18:51.664376Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:51.203513Z","title":"Supporting the Use of Rust in the Chromium Project","venue":null,"work_id":"953cb0a2-7f74-4f44-b3d5-ce4b3ced5d34","year":2023},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:34.207639Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:b33b30ad5fc26e727676940fc7aee6861a117b8a7d921fe2e37747101df7d631","observation_id":"129fa9ed-3f6e-4e62-ae0b-afd0a9ddaf35","resolution":{"observed_at":"2026-08-06T20:18:51.346910Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:50.905409Z","title":"Rust-Lang/Miri","venue":null,"work_id":"a9a96c22-7ee8-444f-8e2a-a19533995e78","year":2024},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:34.273719Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:c7fd2c53b5093654ebf474ddefc206519a706ddacde7063c4f0cb0e9c4842acd","observation_id":"47bd27b4-1982-479e-b821-1e463aaebcf7","resolution":{"observed_at":"2026-08-06T20:18:51.054278Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"6258.31763","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:45.554560Z","title":null,"venue":null,"work_id":"13723aaa-2152-4c62-87de-37e1bb73a9b2","year":2018},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:34.365330Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:dae38272bdb186ba06e6e1464cbf98f5d800323a952d86ccb1f13cb3f85c6b06","observation_id":"1701781b-67e2-4b7e-8899-f2a71573e688","resolution":{"observed_at":"2026-08-06T20:18:45.635944Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:34.469657Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:34.469657Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:e6d403939c4c1e4c17e0dc579c8eece5b5ff32ffcfbe47f86ebb32a246cdec6c","observation_id":"63de0095-d00b-4187-9047-fad797d50737","resolution":{"observed_at":"2026-08-06T20:18:34.469657Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:50.538037Z","title":null,"venue":null,"work_id":"8301d1bd-4684-481d-9e05-54a5ad431254","year":2023},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:34.575747Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:05e13b09d14b25b4aff94d242ea19c2a82c408d1f5752b26956333f21c445e39","observation_id":"86fd90a6-0d6b-42cf-9982-573ee4a2ba4d","resolution":{"observed_at":"2026-08-06T20:18:50.755622Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:50.274347Z","title":null,"venue":null,"work_id":"84e2c698-4d68-479f-95f1-11f0d0898b56","year":2005},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:34.664572Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:edd4fc96ebcaf09972b568cd99b9926b9f26653d7506b02dafafcefee24c1540","observation_id":"3a0b556e-efe0-498e-ac62-4b7421b028d6","resolution":{"observed_at":"2026-08-06T20:18:50.406991Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:49.967821Z","title":null,"venue":null,"work_id":"32c08df4-8c1c-46dd-be03-233b0a68656b","year":null},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:34.728140Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:fe6b074552a425af489fa182b7befe8e55ae4ebaca96da9631a8b30e6ad0f5d0","observation_id":"776755ed-7283-4966-85fd-3904fe94ebef","resolution":{"observed_at":"2026-08-06T20:18:50.112436Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:49.277001Z","title":null,"venue":null,"work_id":"6990f08c-f531-4763-958c-32d1f9f97870","year":2023},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:34.876852Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:bc9f96f7af4460862e35ed7eabcc23582b91bb93b927868bbd789b98d72761f8","observation_id":"2163a3aa-d5e7-4ed1-b023-b963b17b5611","resolution":{"observed_at":"2026-08-06T20:18:49.493733Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:48.910849Z","title":null,"venue":null,"work_id":"3b2d91e5-446c-48e5-8ffd-19cde8ee3148","year":2008},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:35.051999Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:76bb25264e0dc8ef735b771888c7b0f5dbfc0970fb6e78c9754f5823ecaa0afc","observation_id":"63bf2eb4-a699-43f8-8455-40501322cf09","resolution":{"observed_at":"2026-08-06T20:18:49.104155Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.17863/cam.74163","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":null,"venue":"Apollo (University of Cambridge)","work_id":"aa8e13eb-df0f-43f6-a92b-6c1ea761a2c5","year":2020},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:35.289700Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:b4801935b3e6ee7ff16a2678fc67c0f60ac40818d387518db61549821a58f51c","observation_id":"c63fb66e-ccd9-458d-ae92-aaac80a6a5f0","resolution":{"observed_at":"2026-08-06T20:18:42.301096Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:35.413211Z","title":"Gutstein, Jonathan Woodruff, Jessica Clarke, Peter Rugg, Brooks Davis, Mark Johnston, Robert Norton, David Chisnall, Si- mon W","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:35.413211Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:9089e8709fb523528be87895305229710a8f95514e01b1796e4ebfe47b0e58b8","observation_id":"b5d9f7fe-493f-4056-8a49-aa6a6ba363b1","resolution":{"observed_at":"2026-08-06T20:18:35.413211Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:48.682637Z","title":"Fillo, S.W","venue":null,"work_id":"a1d6d5ae-a2c0-4ef5-9ff3-599b23a6cb89","year":1995},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:35.564665Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:8097c8791d203357b198c3365963072bdc0bcde123bc0e1bc5151d50661c6080","observation_id":"f456b2ea-ccf8-402b-bb02-dc5d232e1e3b","resolution":{"observed_at":"2026-08-06T20:18:48.808680Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:48.307604Z","title":null,"venue":null,"work_id":"bea2cee0-04df-481f-aeca-4558a1d847be","year":null},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:35.875247Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:ad40d422020761b2249d27dad68cb9d510a2e2fe2f8245ea7ca5f15b1e175a6d","observation_id":"2c09669a-2440-42ef-b5ae-3404f36737a0","resolution":{"observed_at":"2026-08-06T20:18:48.472952Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.4230/lipics.ecoop.2023.39","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":null,"venue":"DROPS (Schloss Dagstuhl – Leibniz Center for Informatics)","work_id":"0aab9a90-73ac-4a96-a713-b47e6b1c2c20","year":2023},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:36.227744Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:7ac189271350d73887fd78c7a47099f0b9eb6f5242e7dddfc6e2280298ffb338","observation_id":"18bdd57c-0499-4e59-ad87-2b6bc6697fac","resolution":{"observed_at":"2026-08-06T20:18:41.862781Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:48.020568Z","title":null,"venue":null,"work_id":"57569632-3995-49cb-a706-5ce734e2522f","year":2022},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:36.381636Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:f22ec4d2c502ad7e4b352c2237438d7bbc35b2b1ddbcc719bcfb4b723e3cc37a","observation_id":"97e127f2-d4fb-430a-b494-c5907ff5f0bb","resolution":{"observed_at":"2026-08-06T20:18:48.173509Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:36.478293Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:36.478293Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:c3e76b35c80421d80a058e77e2d3202d2bfaf4711fbb8aa91e5822f8a48026a3","observation_id":"032a1d96-ae37-43d2-93f4-2eb8bdc5046d","resolution":{"observed_at":"2026-08-06T20:18:36.478293Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:47.659061Z","title":null,"venue":null,"work_id":"735220b1-eb0c-43db-a699-b98907827014","year":2024},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:36.606653Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:461e41e2b5af623fff7911d1fe3a3a3001e24e51bc7c669d46f1100c89a0700b","observation_id":"efbeedf4-a55a-4280-b49a-e42ac8b10cd4","resolution":{"observed_at":"2026-08-06T20:18:47.808302Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:36.753340Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:36.753340Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:9a79db829520400a66c7f2ca631c853885f970773aaba00394740a88fe480eff","observation_id":"9cf8c3a1-0ec6-47d6-9edc-6227667579db","resolution":{"observed_at":"2026-08-06T20:18:36.753340Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"4555.31445","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:44.320686Z","title":null,"venue":null,"work_id":"e9f86801-209a-493b-9a17-a8dffe8e4735","year":2017},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:36.881953Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:f0c6b6b70ac25d286750885b1d2a1f1a2e12bb059b19fb0251301575f49492f0","observation_id":"846bb104-930a-4774-a4c7-2f13a17d417e","resolution":{"observed_at":"2026-08-06T20:18:44.404131Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:47.323819Z","title":null,"venue":null,"work_id":"be92abfe-2363-472c-84ee-df2a7ab26808","year":1984},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:37.052545Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:60bea9316573906d7f25c0686372e965e487efd82bd44acc0cf94d14344ffb6a","observation_id":"11d7a989-6fa0-49c1-9a87-cba20182eda1","resolution":{"observed_at":"2026-08-06T20:18:47.501592Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/978-3-031-17143-7_33","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:03:56.115653Z","title":null,"venue":"Lecture notes in computer science","work_id":"9a91c265-c5bf-4fb2-9675-746a24c33987","year":2022},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:37.156701Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:92cf7ad7c78afd7a3a0939c62ed3189393a6efd2307a8d4139db984ff12acc00","observation_id":"b8057288-8de3-4d5a-878a-fe8d05f56c9f","resolution":{"observed_at":"2026-08-06T20:18:41.548212Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:37.342539Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:37.342539Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:5f7f808e9670a2fd1b851fff3c3a860d728cb4e04104eb02c22af9216d5390e1","observation_id":"b57cf3a3-2536-46ac-baf1-b0c9797babfa","resolution":{"observed_at":"2026-08-06T20:18:37.342539Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:37.461814Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:37.461814Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:0d81167092e2a676c7c781398791d26abba523e32e5948d6ea31386d4a268697","observation_id":"6544d7b3-3c9c-4c33-87e1-c6555c7bb8ab","resolution":{"observed_at":"2026-08-06T20:18:37.461814Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:37.580279Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:37.580279Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:1de2689a5c1edba9d9abfbd4f1c3a729cb63bf923064ee7d83dda0a08f7a1ab3","observation_id":"bcc226a0-84d7-4897-a720-1d9de2d482f8","resolution":{"observed_at":"2026-08-06T20:18:37.580279Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:38.089012Z","title":"Martin, and Steve Zdancewic","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:38.089012Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:ef21cc0125f411e5242e8ca3f589aab7063753eeaec54b8887537cf506e01a03","observation_id":"ea3c0254-0e54-4c51-8775-a63d0d060b09","resolution":{"observed_at":"2026-08-06T20:18:38.089012Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:38.398580Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:38.398580Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:ed0c61f8f119866a1f5ce3bc1fd3c73248fc64f03aecb9e865a23a125570affe","observation_id":"c9671677-6c2d-4ddb-af63-5d781a838460","resolution":{"observed_at":"2026-08-06T20:18:38.398580Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:47.089102Z","title":null,"venue":null,"work_id":"b3c58d85-0658-4ab1-9380-b3fbc5744556","year":2012},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:38.477433Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:94f011f2e45df3efbb903b135790ae22746c66838da17d23feeef41328d0b056","observation_id":"fc783fee-3d97-4d76-bee1-15a2a3f60287","resolution":{"observed_at":"2026-08-06T20:18:47.202118Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:38.561052Z","title":null,"venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:38.561052Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:3b591b9fab533b963a95097314b55f7b76eadcc2a4fb4fda641d043052f9a227","observation_id":"6518d3b9-be2b-474a-85e6-3d8fe8b84669","resolution":{"observed_at":"2026-08-06T20:18:38.561052Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:46.743788Z","title":null,"venue":null,"work_id":"17a1f3f9-40f8-47a0-891e-5c97a1342519","year":2020},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:38.668118Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:c65b03e0daa2bd76a7c23777b3f892a35702b42fcd50d79a68bd889d39e5bc6a","observation_id":"ebf207f8-6160-4ad3-a9de-6d69a2874b72","resolution":{"observed_at":"2026-08-06T20:18:46.910725Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3290332","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":null,"venue":"Proceedings of the ACM on Programming Languages","work_id":"656db5f4-a65b-41f9-81ac-69eec8897f38","year":2019},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:38.775016Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:c62aae98c6d4fbe5d43d8571ec5ffd0cfaf099c8dd994a860e678d0ebec88c44","observation_id":"3384e498-c59f-4c3c-905a-4bab7a48ce72","resolution":{"observed_at":"2026-08-06T20:18:41.180455Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:46.483424Z","title":null,"venue":null,"work_id":"f912cb50-5efc-42fd-aed7-77ae00a56e33","year":null},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:38.879718Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:15fb7a84829e4a1b94381af5e15510f47847b6cef061376f8fdd403edadbad29","observation_id":"e06a4c0b-b232-4d04-b290-bdc55b7e93e8","resolution":{"observed_at":"2026-08-06T20:18:46.608740Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:46.233808Z","title":null,"venue":null,"work_id":"0f54a149-b681-4b2c-a102-1eae8ed15b05","year":2023},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:39.097996Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:3d71275c7f45305355c6c8bcde126932c2635f6e5695b4c138ec73a7c7ac6cf7","observation_id":"f49a0d93-c076-4e23-8272-c1a17ee9d084","resolution":{"observed_at":"2026-08-06T20:18:46.366811Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:46.004850Z","title":null,"venue":null,"work_id":"09aadd95-d71c-4cea-8f25-9ae8ff08d851","year":null},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:39.260840Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:9f02374b8acc026e112fb6e367adc8e13d5be043a85cd96e36e5439d9fe6cae5","observation_id":"739f6e89-d2ce-4585-bfb7-1fd416290e9e","resolution":{"observed_at":"2026-08-06T20:18:46.101079Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:39.387651Z","title":"Watson, Jonathan Woodruff, Peter G","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:39.387651Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:e4288bf1a93ec421b3d30a729cd386882d35dc8f4f0aee20a321dc5cbfb36dd5","observation_id":"eff9c685-a75f-4a9d-a708-4b42571e0099","resolution":{"observed_at":"2026-08-06T20:18:39.387651Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:39.593461Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:39.593461Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:75397f7ff97e9289830763c72b26734f01f22fb8da9cc608c20fac971080daef","observation_id":"d2c385d9-f8f5-4021-8785-aa460549b275","resolution":{"observed_at":"2026-08-06T20:18:39.593461Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"5397.60542","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:42.666250Z","title":null,"venue":null,"work_id":"85a8c5a2-c26a-4757-8947-4107a653732a","year":2002},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:39.745820Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:639edb625dd1f04737ae990c20c24cf9d2207c33a2f71b3522a6bddc00b8a191","observation_id":"43ce3055-ed45-4077-84c5-99f2e0f3aaa6","resolution":{"observed_at":"2026-08-06T20:18:42.860931Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:39.957024Z","title":"Filardo, Michael Roe, Alexander Richardson, Peter Rugg, Peter G","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:39.957024Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:62f37ad28ad6c274ee8d2bcde1560cbfa1adab754c0a353c88021673b0f1cff3","observation_id":"b5eaf43d-a9ac-4550-9fb4-414540a73b14","resolution":{"observed_at":"2026-08-06T20:18:39.957024Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:45.763280Z","title":"Carlson, and Prateek Saxena","venue":null,"work_id":"f7da75c5-bac4-423f-a2e6-972dfe7c3f65","year":2023},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:40.155803Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:b6332ba1bcd4000521a0bca4fb8ed7144844ebf9c5879229d73f0522bd85f6fe","observation_id":"b5b728ec-62ab-4d5b-b5c6-0e4ee0fdaf31","resolution":{"observed_at":"2026-08-06T20:18:45.884102Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.5281/zenodo.14625327","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Securing Mixed Rust with Hardware Capabilities","venue":"Zenodo (CERN European Organization for Nuclear Research)","work_id":"4343fb1b-d799-4ce9-af98-e8e32b2edc69","year":2025},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:40.317784Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:a92ca33a2493c61a20bbe1fe99c684b49b0164d8aa266779ee9fc1f2508e9ab4","observation_id":"6a3217b2-39a2-44c2-9c74-11c7f624e594","resolution":{"observed_at":"2026-08-06T20:18:40.820265Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:40.466171Z","title":"unsupported operation","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:40.466171Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:ed90cf9bdb26730c9bd8ffac504207919be8dd836356ad4fcd3e81bbc4a3ce1a","observation_id":"f7f81844-f5ac-4b19-b3ef-f3135f5c5563","resolution":{"observed_at":"2026-08-06T20:18:40.466171Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"3534.13462","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:45.246542Z","title":null,"venue":null,"work_id":"0fb3e5a6-7e5f-4cc2-b99b-e67c4791a4e3","year":null},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":114,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:35.122922Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:6a850db77ca61e89b0a99638d381848522dce71160e81feec41bcfda4e131b74","observation_id":"1876cf94-eac6-4db7-8f61-61cde0151e5b","resolution":{"observed_at":"2026-08-06T20:18:45.318478Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"1995.47682","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:44.952368Z","title":null,"venue":null,"work_id":"6a561fce-0f91-4046-a1e6-849def2c8196","year":1995},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":156,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:35.678833Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:4b64876ce10d5e86d16d2aae1efcad7035702775eb2709fccf8a8d6511a95dde","observation_id":"0ed9c43e-3a1b-49b2-9e40-02369077d57e","resolution":{"observed_at":"2026-08-06T20:18:45.021931Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"3135.15425","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:43.938178Z","title":"ACM SIGPLAN Notices 44, 6 (May 2009), 245–258","venue":null,"work_id":"61aa923d-980b-4442-a2f0-5ce2c5631e4f","year":2009},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":2009,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:37.905963Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:1ca97fafcbd9f0b6d852a907fa1b9687ade933a5e5e1e0ebca274fdcdf5ba94a","observation_id":"b8b323ba-a284-4067-8406-67ce1d8d5703","resolution":{"observed_at":"2026-08-06T20:18:44.002706Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"6651.18066","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:43.701224Z","title":"In Proceedings of the 2010 International Symposium on Memory Management (Toronto, Ontario, Canada) (ISMM ’10)","venue":null,"work_id":"3b3bad73-5384-48e5-aeb2-685b1d81326f","year":2010},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":2010,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:38.253765Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:5c47b79ac475d9beb795c029de8f944d372c242a3a396d622aae573968da9e19","observation_id":"04414f01-2831-4a06-8a2d-bfd20e0f0e24","resolution":{"observed_at":"2026-08-06T20:18:43.808709Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"8373.26657","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:43.216444Z","title":"ACM SIGARCH Computer Architecture News 42, 3 (Oct","venue":null,"work_id":"33370418-39c5-4795-89af-d3a725226e38","year":2014},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":2014,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:38.973489Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:1e64d62438a7bfc201d132e36430bd24c59a8cde5bb93859f4a6f4ad7930d4dc","observation_id":"fd0c5aaf-b502-4652-aea0-93701a109028","resolution":{"observed_at":"2026-08-06T20:18:43.334113Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2306.08127","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:44.701043Z","title":"arXiv:2306.08127 [cs]","venue":null,"work_id":"09aa3cf0-ed64-41f9-9c22-32c7423a3784","year":null},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:36.034964Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:61decc6f08cc3581dbe05284bb0d2d8843973b07304deae20276840141fe2751","observation_id":"4eed0013-107c-46cb-bdb6-c8b6e111744a","resolution":{"observed_at":"2026-08-06T20:18:44.769292Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T20:18:49.661923Z","title":"In 33rd USENIX Security Symposium (USENIX Security 24)","venue":null,"work_id":"707209eb-18ae-4c85-bcf1-cd1fe07ba91d","year":null},"citing_paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-06T20:18:34.802974Z"},"links":{"citing_paper":"/paper/2507.03344"},"observation_digest":"sha256:abf1a764a752d4a12bc2750e669985def529c14cfdd08260a89553a29273c5b6","observation_id":"ece95335-fec5-4c03-bac7-5a78bdcf3854","resolution":{"observed_at":"2026-08-06T20:18:49.809488Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2507.03344","last_updated":"2025-07-04T07:12:43Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-06T20:10:27.401449Z","submitted_at":"2025-07-04T07:12:43Z","title":"Securing Mixed Rust with Hardware Capabilities"},"reference_resolution":{"displayed":49,"state_counts":{"malformed_identifier":2,"metadata_mismatch":7,"parse_uncertain":0,"unresolved":29,"verified_exact":6,"verified_fuzzy":5},"total_outbound_references":49},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"thesis":"As of 22 August 2026, this Paper Citation Record lists 49 of 49 outbound references and 0 inbound Pith citation observations for arXiv:2507.03344."}