{"as_of":"2026-08-10T22:40:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ddccb89faa8e58ae00dabf56c5a4b37d4d49eaea6dc2d698dcde8cc65c44201d","coverage":[{"denominator":45,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":45,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T19:58:09.740831Z","state":"measured"},{"denominator":48,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":48,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":3,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":3,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T05:50:29.940447Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-21T06:54:01.150104Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.04276","snapshot_observed_at":"2026-08-05T05:50:29.940447Z","title":"Fixme: Towards end-to-end bench- marking of llm-aided design verification,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.04905","last_updated":"2025-09-05T08:23:16Z","snapshot_observed_at":"2026-08-10T07:17:26.305197Z","submitted_at":"2025-09-05T08:23:16Z","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-05T05:50:29.940447Z"},"links":{"cited_paper":"/paper/2507.04276","citing_paper":"/paper/2509.04905"},"observation_digest":"sha256:4ddea37ad8f0d81141bc9cb04937a17853802b6b10ec2fb23f6dcecc2e4d731d","observation_id":"906a3cae-8dbb-43c1-9f09-55e02d796b6d","resolution":{"observed_at":"2026-08-05T05:50:29.940447Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"cited_work":{"arxiv_id":"2507.04276","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2507.04276","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","venue":null,"work_id":"f498454d-79c3-4329-b893-04cb07be0ba7","year":2025},"citing_paper":{"arxiv_id":"2604.24218","last_updated":"2026-04-27T09:22:02Z","snapshot_observed_at":"2026-07-06T23:10:20.676482Z","submitted_at":"2026-04-27T09:22:02Z","title":"RefEvo: Agentic Design with Co-Evolutionary Verification for Agile Reference Model Generation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-05-08T03:16:00.089055Z"},"links":{"cited_paper":"/paper/2507.04276","citing_paper":"/paper/2604.24218"},"observation_digest":"sha256:6f2b9abad63854026d81508d6fbc800192bb6df5621ad0be0fde099b66990314","observation_id":"1aae74e9-a6d3-4cfe-aba7-7a0f18e5aa27","resolution":{"observed_at":"2026-05-11T22:11:14.654290Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"cited_work":{"arxiv_id":"2507.04276","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2507.04276","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","venue":null,"work_id":"f498454d-79c3-4329-b893-04cb07be0ba7","year":2025},"citing_paper":{"arxiv_id":"2605.20456","last_updated":"2026-05-19T20:10:13Z","snapshot_observed_at":"2026-08-03T00:27:17.336240Z","submitted_at":"2026-05-19T20:10:13Z","title":"Agentic Agile-V: From Vibe Coding to Verified Engineering in Software and Hardware Development","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-21T06:51:24.566343Z"},"links":{"cited_paper":"/paper/2507.04276","citing_paper":"/paper/2605.20456"},"observation_digest":"sha256:92250ca09396a8eb4e6f3f726094921969a2c92f9c0e45ae9d4c1c7ea6fe5801","observation_id":"b7e3a6db-ed67-4195-956d-928466af1167","resolution":{"observed_at":"2026-05-21T06:54:01.151821Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2507.04276/citation-record","integrity":"/paper/2507.04276/integrity","json":"/paper/2507.04276/citation-record.json","paper":"/paper/2507.04276"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:17.290069Z","title":"Gpt4aigchip: Towards next-generation ai accelerator design automation via large language models","venue":null,"work_id":"5c133e66-8d25-43e1-ab39-c45189f156a7","year":2023},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:04.839129Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:db1f1bb11816f0a25c621e966215f9d5334f11548477dcd9326249bf1795bc9e","observation_id":"0e53dca8-250b-44ac-92d6-c0185779e852","resolution":{"observed_at":"2026-08-06T19:58:17.389822Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:17.147946Z","title":"Chatcpu: An agile cpu design & verification platform with llm","venue":null,"work_id":"68c42dcb-1345-4aea-bcce-b1f420f68224","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:04.997523Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:7c47912fb4944dcdf61eeb6586fe553eadef717a334efa249f0a5d23df7140ad","observation_id":"9ad825e7-1ed2-42dc-9a92-e0c1c7bb8522","resolution":{"observed_at":"2026-08-06T19:58:17.222405Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:16.969810Z","title":"(security) assertions by large language models","venue":null,"work_id":"e84a8d0d-2baa-4491-90a1-85907e72032b","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:05.147147Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:f30bde3dc8087703e81b5314ce7b997316d133f7d9729619e4e069065964ff31","observation_id":"4cb16823-069b-46f2-872f-8bdb2e82c861","resolution":{"observed_at":"2026-08-06T19:58:17.084015Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:16.827098Z","title":"Meic: Re-thinking rtl debug automation using llms","venue":null,"work_id":"2de88c5c-5910-409e-a902-4e22105f4734","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:05.328584Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:ede03bfa640c11e0b82eed109cc86d8cf8abd0b2c00759a479c32f3d42e0017f","observation_id":"e2537a76-8ba2-4bdd-b3b6-9f3def3a264f","resolution":{"observed_at":"2026-08-06T19:58:16.899152Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:16.683137Z","title":"Verilogeval: Evaluating large language models for verilog code genera- tion","venue":null,"work_id":"16f0a15d-4020-46f7-9695-d79f6649aaf5","year":2023},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:05.421539Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:e5a9a5898bc092ebfbcdc73049d5fb5f2dd13edba36f2c44baf0edc43d41745a","observation_id":"80233273-dd69-413b-a21c-933a9e0afae5","resolution":{"observed_at":"2026-08-06T19:58:16.734731Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:16.553913Z","title":"Llm4sechw: Leveraging domain-specific large language model for hardware debugging","venue":null,"work_id":"5662d8b5-9ca3-4e76-a77c-1bb43c0e5a00","year":2023},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:05.564309Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:328b6fb2db202b135717e42e9078d4022f87c064a11be894c0dd90564727478b","observation_id":"3385fc1b-99b3-4c0e-ac1b-08f5c9161d29","resolution":{"observed_at":"2026-08-06T19:58:16.590161Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:16.436547Z","title":"What’s missing in agile hardware design? verification! J","venue":null,"work_id":"77402f17-23b2-4901-a969-b360b9f234f9","year":2023},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:05.712375Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:c62bd09def365c30d67ded77e1a946cfb2b9efb8ae38eebfd2df5d4311bf2fc3","observation_id":"2d040a57-fb36-4b19-afde-e0058242a738","resolution":{"observed_at":"2026-08-06T19:58:16.485730Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:16.309574Z","title":"H ¨am¨al¨ainen","venue":null,"work_id":"8394f572-c890-47cb-9e8d-13bec6c06faa","year":2019},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:05.876481Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:b732b6e11f0189551736992737644b5c9342bb8d01a7547947bc48741997bdd6","observation_id":"59eaa53d-6f5d-4fc5-8274-89313cd9b5de","resolution":{"observed_at":"2026-08-06T19:58:16.350575Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:16.172851Z","title":"Delivering Functional Verification Engagements","venue":null,"work_id":"f6a44ddf-6d86-4973-acbc-1071547d5988","year":2015},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:06.084878Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:32b237d7bb8fd9dfb82f0b2dee089fa8dc1a3ce25556d381c23ae17f313444b6","observation_id":"d02b70b4-c1e3-4e20-bdfb-37929e60ca6c","resolution":{"observed_at":"2026-08-06T19:58:16.233335Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:16.071544Z","title":"Chip-chat: Challenges and opportunities in conversational hardware design","venue":null,"work_id":"a8940d75-e8bf-4675-9455-c2b4d5010355","year":2023},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:06.202911Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:c91d3188cec12242462cb7d566e1989fabf38d6f713e63ae52c585099f2b23a5","observation_id":"da1977ea-2ff9-4136-acd5-525e6ca73c88","resolution":{"observed_at":"2026-08-06T19:58:16.114966Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:15.969423Z","title":"Directed test generation for hardware validation: A survey","venue":null,"work_id":"a43d68f6-9d6b-4b1e-96a8-baf35fbf4d80","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:06.321029Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:64422bfdb64d34c8453ab44fc475e053c89eec1bb5fd5d4f4890e9867bf66c45","observation_id":"3b70d61d-9172-4139-a513-6df3d732ec1d","resolution":{"observed_at":"2026-08-06T19:58:16.016264Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:15.856563Z","title":"Electronic Design Automation: Synthesis, Verification, and Test","venue":null,"work_id":"ddce3c76-557c-4949-8fda-cc98a290fee4","year":2009},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:06.445845Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:e1dcfcd09b2cda2362e19ec5e0a58bfadc3a2aa68a5950423c6b8cca32f13967","observation_id":"ecc4edaf-d397-41f6-b8a3-f9f81d14138e","resolution":{"observed_at":"2026-08-06T19:58:15.897753Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:15.731309Z","title":"Formal and simulation verification: Comparing and contrasting the two verification approaches","venue":null,"work_id":"07480ccd-2c7c-43cd-a254-19a5d52a778c","year":2021},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:06.646984Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:bbfb425f2384e8d2ff2c5dbefcc61a2bd3a98ade1a8ccab8e85e7492e3bf07f2","observation_id":"8f61c2ff-c9db-4515-9e6f-0bfee7c37160","resolution":{"observed_at":"2026-08-06T19:58:15.783169Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:15.600031Z","title":"Functional verification 2003: technology, tools and methodology","venue":null,"work_id":"e017ae27-b90d-413a-a753-bd4536e0351f","year":2003},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:07.172139Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:2ef3c5584263f9e0890a288a3bfab79ba03df6b5b5dffaa144806e497222b609","observation_id":"d1d0ef85-5a18-4e27-a6c8-fbd3572ccc6c","resolution":{"observed_at":"2026-08-06T19:58:15.664470Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:15.388031Z","title":null,"venue":null,"work_id":"9b777f81-3d85-4af8-a850-f5ad5bfef7a3","year":2008},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:07.355201Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:52a934a7012dbbe1b3ac4fe8f338797a695cb8dd98297946144b063942aecf75","observation_id":"3943858f-bcc5-462c-a4de-201093b2ea6d","resolution":{"observed_at":"2026-08-06T19:58:15.490804Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:15.205615Z","title":"Greenstreet","venue":null,"work_id":"81a2ae77-28a2-4e1b-813f-034ea0523380","year":1999},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:07.428396Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:2a2cece12fddaca2a2563009732a7934bb3f57302ddfa7cfb6c11ba0578f8db0","observation_id":"67a4c1d0-c95a-4ede-8fd0-75409632176c","resolution":{"observed_at":"2026-08-06T19:58:15.310176Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:15.015321Z","title":"RTL Formal Verification, pages 103–129","venue":null,"work_id":"8c5269c7-ccc3-40da-ab0f-e18a65bcff36","year":2001},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:07.506075Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:f80c327f450f2345198a71465100be7d323258a94b2885a4cd08d75ba75d4883","observation_id":"e1117e50-f160-46a0-b04d-a8c00647ebc3","resolution":{"observed_at":"2026-08-06T19:58:15.102652Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:14.823808Z","title":"Towards Developing High Performance RISC-V Processors Using Agile Methodology","venue":null,"work_id":"f320bc32-d123-4e7d-b23e-98eb6c260ce2","year":2022},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:07.572925Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:9dcbcc39a7141201e3d7e30a27f60ff775a23d8fc1eb86f41ca2b94a86eb9e85","observation_id":"34313e69-a7a5-4d04-a4a9-82cd015f7fd8","resolution":{"observed_at":"2026-08-06T19:58:14.911432Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:14.619582Z","title":"High-level synthesis, volume 1","venue":null,"work_id":"07781de6-9986-4ffc-99bf-d7bf586b4b83","year":2010},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:07.652819Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:e6f0931bbc3262444a7791accc9cc2ae7dbd9227e7f26c9421d2311077fbe1ec","observation_id":"c5f45238-915c-4db6-a466-27eb98f3eaaa","resolution":{"observed_at":"2026-08-06T19:58:14.674427Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:14.436018Z","title":"System-on-a-chip verification: methodology and techniques","venue":null,"work_id":"a1fb5b53-afba-4279-ba5b-af5410a5181c","year":2001},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:07.753056Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:27247bc69f06aae04320019b9e62d7116111f8a1674bfc9ee31ffc5e1f9e67ce","observation_id":"759b99d0-82d6-4e8f-a366-0fbb9d36aa94","resolution":{"observed_at":"2026-08-06T19:58:14.509597Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:14.266507Z","title":"Verigen: A large language model for verilog code generation","venue":null,"work_id":"761e7d43-662a-4fae-a3f7-7a1d39b807e7","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:07.826307Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:906fafa5a559b52be94c288c17b14de3d85b28126f86eb57a8df036363d15060","observation_id":"fc43320a-e41b-4220-ace0-3b07ae05ff5f","resolution":{"observed_at":"2026-08-06T19:58:14.335883Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:14.132120Z","title":"BetterV: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"0b24f19c-40f7-4318-a59c-92e60c6ca648","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:07.887543Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:4d896cacbab6e83464b62480b8ad022e768c3618b1bb60fa9a675b73d017e844","observation_id":"3c0a45a9-f362-4700-b7e7-7468d74ab0cb","resolution":{"observed_at":"2026-08-06T19:58:14.184552Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:13.961730Z","title":"Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution","venue":null,"work_id":"2d6912da-27cb-4a12-adb7-eb84add8eb22","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:07.960347Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:ee994247b731562c3c9c21a448037ea281a93837a1714edbf2dbeb48d9a5fac8","observation_id":"256640df-43b9-40a6-b401-c541f87e27b2","resolution":{"observed_at":"2026-08-06T19:58:14.037187Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:13.796268Z","title":"Rtlfixer: Automatically fixing rtl syntax errors with large language model","venue":null,"work_id":"553ecde2-27a4-4591-a921-2567f644217b","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.045093Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:3674eeb80f5526c03930f2495a8a84f111b43f1eeeed28048f92e9f334058826","observation_id":"8c4b527c-0f43-4179-95d7-e4405667be8b","resolution":{"observed_at":"2026-08-06T19:58:13.885090Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:08.131583Z","title":"Chipgpt: How far are we from natural language hardware design","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.131583Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:2ae12724c623c45921e253c11bb5ce3f6f870fb0ca542856f856d44f178f8a6d","observation_id":"5aa6fded-6150-4291-8179-dfc5a9cd7903","resolution":{"observed_at":"2026-08-06T19:58:08.131583Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:13.609064Z","title":"LLM4DV: Using large language models for hardware test stimuli generation","venue":null,"work_id":"e251e41c-0ca9-495b-8e7e-f20b4786175a","year":2023},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.219490Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:19df344461d1afcfdcdfa094e410ef098504ddad1cbcd89a91a43c8e7ad5e5d7","observation_id":"0f6e7ad9-45d6-40ee-ba20-ebfc8455d07a","resolution":{"observed_at":"2026-08-06T19:58:13.687227Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:13.440430Z","title":"Verilogreader: Llm-aided hardware test gener- ation","venue":null,"work_id":"3ad4fb70-c4fd-43a7-b2d1-9ca286986e15","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.309577Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:3648ba1907cea4aa2f66161b6813e7d994a8db362ea7c6e49436a06bae02bd18","observation_id":"262d6368-00b9-43d0-8b29-d94efc113196","resolution":{"observed_at":"2026-08-06T19:58:13.502969Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:13.246629Z","title":"Assertllm: Generating hardware verification assertions from design specifications via multi-llms","venue":null,"work_id":"1002a200-a8f2-424c-8923-5d2547cfcd7a","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.386619Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:86aff49ea533cf5049ccea7c41c0f1b5599196d6ccc94ec511cb807bec7f0d6b","observation_id":"3af963cf-91ae-43be-8886-fa625f902237","resolution":{"observed_at":"2026-08-06T19:58:13.360747Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:13.097007Z","title":"Autobench: Automatic testbench generation and evaluation using llms for hdl design","venue":null,"work_id":"863aae4a-4a9e-4667-8828-e0fd7ace37eb","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.469989Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:e2164b404afa36f527766ef445f7420b5db5952060bd1253eb48c31f59ce9fe1","observation_id":"16d7501f-556c-46d2-ab23-fb6bb5a1d523","resolution":{"observed_at":"2026-08-06T19:58:13.190102Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:12.849350Z","title":"Rtllm: An open- source benchmark for design rtl generation with large language model","venue":null,"work_id":"e65706c4-3de3-4d0b-8d26-997a5b004190","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.541138Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:998bf9879e4689ce51c8114af25bff075c0fff89021b8fbbed05efb5e336ab66","observation_id":"ed2b0642-d6f1-4aaa-aefb-9b0fbaf00534","resolution":{"observed_at":"2026-08-06T19:58:12.966515Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.23299","last_updated":"2024-10-15T21:48:57Z","snapshot_observed_at":"2026-08-05T08:20:00.655408Z","submitted_at":"2024-10-15T21:48:57Z","title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.23299","snapshot_observed_at":"2026-08-06T19:58:08.613716Z","title":"Fveval: Understanding language model capabilities in for- mal verification of digital hardware","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.613716Z"},"links":{"cited_paper":"/paper/2410.23299","citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:e3ba970176d5f00ad831369efe998a77a70dc3a74201bac651bc2c62a9410252","observation_id":"32500853-a472-48d3-8eb4-c177ce6a5462","resolution":{"observed_at":"2026-08-06T19:58:08.613716Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:12.609676Z","title":"Specification and design of embed- ded hardware-software systems","venue":null,"work_id":"c6518da7-d511-44de-8ba9-531c0a79e829","year":1995},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.713022Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:1cf5294bcdfc11966f95c26173589571d1d337a8dfed426dffffca1751dfe9b8","observation_id":"91285ab6-a61f-438b-a4c8-844bc1ca33d3","resolution":{"observed_at":"2026-08-06T19:58:12.695870Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:12.427535Z","title":"Behavioral con- sistency of c and verilog programs using bounded model checking","venue":null,"work_id":"e5efb5a4-6d97-4220-9f2c-4ba963096af2","year":2003},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.773124Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:63fde3a7c53f017bd4ac9e0044184dc631bbd79830c222b71bbc3e35faf4e5f6","observation_id":"00b970ec-c3f0-434b-8706-fdc6c3d5ab36","resolution":{"observed_at":"2026-08-06T19:58:12.497888Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:12.258983Z","title":"Digital design with RTL design, VHDL, and Verilog","venue":null,"work_id":"ce20d4f2-2429-4a75-b0d7-c65f367a8229","year":2010},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.860534Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:3c8b59212e1489333f0c4356cf5107b0c41c453001c332fa62bfbb2d1b2c6973","observation_id":"54ca48ee-f19b-4d78-8772-411dfb92a601","resolution":{"observed_at":"2026-08-06T19:58:12.354654Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:12.052569Z","title":"Writing testbenches using SystemVerilog","venue":null,"work_id":"9816af82-9c45-4f5a-a0f1-b30e1b71a19f","year":2007},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.926384Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:18738a9f01d3476f8b347f0617c63f05fc3db77d65b0218fac2f3c15591b80a1","observation_id":"b0b3fa09-4afe-447e-8c99-b165abc5e81d","resolution":{"observed_at":"2026-08-06T19:58:12.162904Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:11.853997Z","title":"SystemVerilog for verification: a guide to learning the testbench language features","venue":null,"work_id":"cf4e8c82-6d4a-4cf0-8a56-c295d4c35d0a","year":2008},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.992427Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:9c01bef252a87c208ce9716de978e710ccbce174f75a4b2f9345a00d01f428e2","observation_id":"b6c141b6-dca3-40f8-922d-a9b79c752913","resolution":{"observed_at":"2026-08-06T19:58:11.944165Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:11.676375Z","title":"Assertion-based design","venue":null,"work_id":"b902c838-6015-4e78-9ad0-fdecee7d43c1","year":2004},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:09.055032Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:1702eac73cff5337f3608167649eebfec21b6f5602ad801b4b8c89f9b5d707e4","observation_id":"88e08987-1d3b-4218-91c7-c55568f76af5","resolution":{"observed_at":"2026-08-06T19:58:11.751074Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:11.502114Z","title":"Cadre: Cycle- accurate deterministic replay for hardware debugging","venue":null,"work_id":"a73dc66c-2357-4e74-909f-7b5ef7a3189d","year":null},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:09.182059Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:dbf460410fc22eae76582a7f9d0618830078e11d2dc9cb2e45354ef4d823e039","observation_id":"a0f39fff-90b6-4c06-9688-caf62ec6350d","resolution":{"observed_at":"2026-08-06T19:58:11.549035Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:11.280465Z","title":"Chipnemo: Domain-adapted llms for chip design, 2024","venue":null,"work_id":"91a6d896-8c88-4b5a-b452-fb27be377928","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:09.271433Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:3bc3e64990f634268817ceb50e606900c2eb08ceb6307857c6fd0c9a5d4f5d83","observation_id":"6f2c57e9-3539-465c-b3f1-3ad03a3143fe","resolution":{"observed_at":"2026-08-06T19:58:11.383037Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:11.065502Z","title":"https://opencores.org/","venue":null,"work_id":"9e53d69d-4a9c-495c-980e-ab2d1409a9ce","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:09.362556Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:7f8402d1da213afd617463dd4ed85659bb58f0df94a0db5b963964cf5c4b13e4","observation_id":"93d1f221-b776-4e6c-88c9-5a22a6addb3d","resolution":{"observed_at":"2026-08-06T19:58:11.130941Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:10.870892Z","title":"Let me do it for you: Towards llm empowered rec- ommendation via tool learning","venue":null,"work_id":"89bceca0-9251-4744-82f9-574b39dfbcf8","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:09.431306Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:0ffcc40414e37bf8ae56c076eb65661997a599797f78847d660e7ab90c5e90e2","observation_id":"f66c8905-9d31-4d7a-a66e-5fd88d50596f","resolution":{"observed_at":"2026-08-06T19:58:10.939624Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:10.641733Z","title":"Flexkbqa: A flexible llm-powered frame- work for few-shot knowledge base question answering","venue":null,"work_id":"41ed761a-b4aa-4742-b762-a9ae84b0ab52","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:09.500000Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:df81d2f8722f8ee732b2f86f05ab6fe4d7f64bc1c4de8d6f0544501461963497","observation_id":"211cd06f-1203-4b2d-995d-e626eec58a90","resolution":{"observed_at":"2026-08-06T19:58:10.761096Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:10.485244Z","title":"Natural language is not enough: Benchmarking multi-modal generative ai for verilog generation, 2024","venue":null,"work_id":"2bf644b5-f1c5-422f-86c6-f5471b1f864f","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:09.560345Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:95882af57aef2b5af49c22d2a1f59a6ebb94778a4cbfc8a09cdd3d6ea2104cbc","observation_id":"9a61942c-9658-4ece-918b-01d352d4638b","resolution":{"observed_at":"2026-08-06T19:58:10.553188Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:10.279290Z","title":"Vgv: Verilog generation using visual capabilities of multi-modal large lan- guage models","venue":null,"work_id":"72a6cd82-b342-4df5-9b75-3542d10477e6","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:09.662177Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:29b3cbe0c5d6510857910e46478ddc2be09302dee48e1d9e0611254a4dcd25b3","observation_id":"8f2f434a-50e5-4772-a818-612cb3566a57","resolution":{"observed_at":"2026-08-06T19:58:10.375488Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:58:10.076649Z","title":"Semikong: Curating, training, and evaluating a semiconductor industry-specific large language model","venue":null,"work_id":"b194342e-bf99-4406-a3c7-a0ed3df63cd8","year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:09.740831Z"},"links":{"citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:0437a0be58f6f67f30127548a8658c9779f544e57c5666dfc0dc2ccca4d986a3","observation_id":"4ad050e5-bad1-462c-b5c1-c2323de961af","resolution":{"observed_at":"2026-08-06T19:58:10.165856Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-09T16:33:10.078294Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification"},"reference_resolution":{"displayed":45,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":3,"verified_exact":0,"verified_fuzzy":42},"total_outbound_references":45},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 45 of 45 outbound references and 3 inbound Pith citation observations for arXiv:2507.04276."}