{"as_of":"2026-08-22T07:00:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:65cad0b60eacb04118a1ccb7655b05f31d2e79fd758785aabd700eb4065ed4fb","coverage":[{"denominator":23,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":23,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T18:40:25.939481Z","state":"measured"},{"denominator":23,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":23,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-22T06:32:14.747728+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2507.07683/citation-record","integrity":"/paper/2507.07683/integrity","json":"/paper/2507.07683/citation-record.json","paper":"/paper/2507.07683"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.613781Z","title":"Accelerating the Super-Resolution Convolutional Neural Network,","venue":null,"work_id":"0da41a82-b293-4f84-bb21-87a0c5456010","year":2016},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:24.017320Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:1203388e48d9c8c0890b21ff8283c1db0dd5fb3a40b984e9dafca98f9fe55de3","observation_id":"fd31f538-896b-45e2-adc0-9c49e93634c3","resolution":{"observed_at":"2026-08-06T18:40:26.616789Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.604013Z","title":"Perceptual Losses for Real- Time Style Transfer and Super-Resolution,","venue":null,"work_id":"18e40f40-3128-442b-a562-cc7ea0dcba70","year":2016},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:24.102440Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:a8e18fd4f733657dc2563f6a1fff823cffd2a1d95e3581c0b55cdd9eb80eee70","observation_id":"47cea518-2366-42ba-8197-bd0bf0274197","resolution":{"observed_at":"2026-08-06T18:40:26.607050Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.594995Z","title":"Generative Modeling for Small-Data Object Detection,","venue":null,"work_id":"8d4e4262-a7a2-4229-acb5-bb63dcd5d8ea","year":2019},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:24.251097Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:bebdccc372d0d4de36795e056b10c7d254ff7da701c58d09617bcd7b2d529429","observation_id":"c0753d01-d789-48a2-a72a-74477793d173","resolution":{"observed_at":"2026-08-06T18:40:26.598009Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.585514Z","title":"DLAS: A Conceptual Model for Across-Stack Deep Learning Acceleration,","venue":null,"work_id":"df3049dc-1c97-4ea1-9170-2a6117b774b9","year":2024},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:24.374619Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:7f4cfd5088acbe6ea317c27c504edf25b1e7ca4484426a16142cbf2fa4c99751","observation_id":"8e855679-8c95-44a9-b38a-081916729302","resolution":{"observed_at":"2026-08-06T18:40:26.588698Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/s00521-018-3761-1","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T00:03:40.895421Z","title":"A survey of FPGA-based accelerators for convolutional neural networks,","venue":"Neural Computing and Applications","work_id":"16b6f384-cb66-4694-8d69-731de565be32","year":null},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:24.535141Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:35baed71757575c9df91e8b57c6603d40a730cf10304d4a008926c340a9b4f4c","observation_id":"a5bcede5-5e46-4b7d-877a-1852a02d05fc","resolution":{"observed_at":"2026-08-06T18:40:26.186546Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1705.02583","last_updated":"2017-05-07T09:18:44Z","snapshot_observed_at":"2026-08-16T11:15:05.988369Z","submitted_at":"2017-05-07T09:18:44Z","title":"A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA","version":1},"cited_work":{"arxiv_id":"1705.02583","doi":null,"metadata_source":"pith","pith_arxiv_id":"1705.02583","snapshot_observed_at":"2026-08-06T18:40:26.296531Z","title":"A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA","venue":"cs.LG","work_id":"4675b7ca-d364-42e0-984b-a2a52407bfd4","year":2017},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:24.649255Z"},"links":{"cited_paper":"/paper/1705.02583","citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:279d4f2b969075441915c375d563ed9042309b822229024fdddfa7ccc4800e3c","observation_id":"ef97ecf8-b972-4229-8b46-036098028224","resolution":{"observed_at":"2026-08-06T18:40:26.345977Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.575842Z","title":"Uni-OPU: An FPGA- Based Uniform Accelerator for Convolutional and Transposed Convo- lutional Networks,","venue":null,"work_id":"4a01db82-4ad5-48d7-885a-c8ccb48c7ddd","year":2020},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:24.797442Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:314210b1808ba78fd438284c503cc400d8e0dc926eafc78440f9e9f53054f60e","observation_id":"3c30fc1d-a07d-4855-bf4d-bfeedbfea3ca","resolution":{"observed_at":"2026-08-06T18:40:26.579154Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.566731Z","title":"An Energy-Efficient FPGA- Based Deconvolutional Neural Networks Accelerator for Single Image Super-Resolution,","venue":null,"work_id":"58e5ce83-e240-4b05-9646-7446f4b9520a","year":2020},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:24.965880Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:e80bd3ec4a591977cfd953ebceb4737791b9cf3f59764fe2680d177de1aa4e5f","observation_id":"ce1bf0be-4b5a-4774-b83c-b6a45d995c7a","resolution":{"observed_at":"2026-08-06T18:40:26.569789Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.557003Z","title":"GNA: Reconfigurable and Efficient Architecture for Generative Network Acceleration,","venue":null,"work_id":"3771e985-6a56-4854-ba51-044d3a6111f7","year":2018},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.106935Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:869be31859203151bcb97db6205be4ea295c6d1d60f3eb5a209e8d3cd0555800","observation_id":"b75d4b14-8783-4ced-b039-5b4a3cf86f09","resolution":{"observed_at":"2026-08-06T18:40:26.560424Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.547305Z","title":"An Intermediate-Centric Dataflow for Transposed Convolution Acceleration on FPGA,","venue":null,"work_id":"dfe86955-6eab-4ca0-95a0-8b951335cd5d","year":2022},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.174295Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:fbbec2fb049b352271febcbb17521b8b8069f01466daf75624c248cdeb8b37b8","observation_id":"031c24d5-f160-40dc-b030-bae4c05eb9de","resolution":{"observed_at":"2026-08-06T18:40:26.550565Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.537222Z","title":"FCN-Engine: Accelerating Deconvolutional Layers in Classic CNN Processors,","venue":null,"work_id":"039570c2-10ed-4dcd-9839-9f6df2f41498","year":2018},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.285890Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:3713574a5144de49fc3ae85d8ff5dc7e9552871634add8db6ea68ce1729701b7","observation_id":"d65d51e5-b8ea-4818-96ff-01f50d070d6d","resolution":{"observed_at":"2026-08-06T18:40:26.540621Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/s11265-023-01883-7","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"FPGA Design of Transposed Convolutions for Deep Learning Using High-Level Synthesis,","venue":"Journal of Signal Processing Systems","work_id":"4ec20bd2-3a3f-4901-b3a6-6e547604fcda","year":2023},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.334957Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:010d832b6ec38a4793936b337cc6f2cb872d4237d000a9590c7bc94cc18ccb42","observation_id":"030c448e-bc48-4e42-b387-f5a85ad585f4","resolution":{"observed_at":"2026-08-06T18:40:26.024890Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.526634Z","title":null,"venue":null,"work_id":"dcefe11b-9916-4922-8320-1b7dfce6692f","year":null},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.339490Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:fd6de0beb9f21f24deca5e79c7f66596bdc4ead44691a120f2cf38bf8be9c4eb","observation_id":"1b09db66-bec4-4f36-a85c-a98b7cac8c72","resolution":{"observed_at":"2026-08-06T18:40:26.530323Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.516004Z","title":"SECDA- TFLite: A toolkit for efficient development of FPGA-based DNN accelerators for edge inference,","venue":null,"work_id":"f1a34935-7f46-43c3-97ab-d1c1564b573d","year":2023},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.353869Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:0e98b9ad0ed357e9c6cd3faaf51960f5652a54c3ca1aca9c2fc837c001059d2a","observation_id":"1d4c8c9a-9691-4105-85d4-4f75985a3b82","resolution":{"observed_at":"2026-08-06T18:40:26.519866Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.504161Z","title":"Unsupervised Representation Learning with Deep Convolutional Generative Adversarial Networks,","venue":null,"work_id":"5cd82513-db62-4adc-90c9-63534d964a0c","year":2016},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.369821Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:cf12394da6150b53a8b7ca6421f9d04929a9462927bf39e6861da7b6d80c3225","observation_id":"780fa8e3-7acb-4546-9c0b-5218319b61b5","resolution":{"observed_at":"2026-08-06T18:40:26.508521Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.493040Z","title":"SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelera- tors for Edge Inference,","venue":null,"work_id":"704787a7-a29a-4cd7-b758-466abc7fd75b","year":2021},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.453031Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:9f1158b68d4944954db2ed5ef5a3f04b2aa4058aac77c379732022d9dde2873d","observation_id":"bf101087-7ed0-4ceb-b3ab-0207bc5a1375","resolution":{"observed_at":"2026-08-06T18:40:26.496759Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1411.4038","last_updated":"2015-03-08T22:16:40Z","snapshot_observed_at":"2026-08-14T23:11:33.960926Z","submitted_at":"2014-11-14T20:46:03Z","title":"Fully Convolutional Networks for Semantic Segmentation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1411.4038","snapshot_observed_at":"2026-08-06T18:40:25.556558Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.556558Z"},"links":{"cited_paper":"/paper/1411.4038","citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:7350cbd4d33ec5ab5e5199ed3c51f0ecd562e88f402ddacad6822803ee77b821","observation_id":"9f08843f-67dd-4213-8fb1-46e7bc2f54f7","resolution":{"observed_at":"2026-08-06T18:40:25.556558Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.482526Z","title":"Optimizing CNN-based Segmentation with Deeply Customized Convolutional and Deconvolutional Architectures on FPGA,","venue":null,"work_id":"c57ab7eb-1a11-4af6-984a-40837e8fa0fb","year":2018},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.660006Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:2f113cf746879c1f48194a6d7fc93bde6c3f8ed69c6005b83811e12acda16008","observation_id":"54a20e60-eec1-4d06-8668-87119c25eee7","resolution":{"observed_at":"2026-08-06T18:40:26.486072Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.471313Z","title":"Exploring Effi- cient Acceleration Architecture for Winograd-Transformed Transposed Convolution of GANs on FPGAs,","venue":null,"work_id":"e9dec9f3-0881-460f-9fae-8a6a664b2a32","year":2020},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.740042Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:11db1ffd49f255d106627cb558a6524357ed6e36f2f36f65ed662a343c3ee191","observation_id":"a3571493-8f81-4f1c-ae34-5259f0e2b2c0","resolution":{"observed_at":"2026-08-06T18:40:26.475080Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1611.07004","last_updated":"2018-11-26T13:54:12Z","snapshot_observed_at":"2026-08-17T08:59:05.935539Z","submitted_at":"2016-11-21T20:48:16Z","title":"Image-to-Image Translation with Conditional Adversarial Networks","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1611.07004","snapshot_observed_at":"2026-08-06T18:40:25.811319Z","title":"Image-to-Image Trans- lation with Conditional Adversarial Networks,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.811319Z"},"links":{"cited_paper":"/paper/1611.07004","citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:63eb8130e7341309077cd10fccbed74d9b376a532879843573ecdc0854edd9ca","observation_id":"dcf724df-52e3-4246-ae80-947ff759e237","resolution":{"observed_at":"2026-08-06T18:40:25.811319Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.460813Z","title":"Towards Design Methodology of Efficient Fast Algorithms for Accelerating Generative Adversarial Networks on FPGAs,","venue":null,"work_id":"aaf432d5-e023-406b-8fba-147622f45edb","year":2020},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.879626Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:b31761c81dd4a6e5980886bb3fbbcfde5c55b5157e326b57985c128d8dda338e","observation_id":"e32257e9-007c-4bd4-8728-66887afcc180","resolution":{"observed_at":"2026-08-06T18:40:26.464539Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.449288Z","title":"High-Level Synthesis of Hardware Accelerators for Deconvolution Engines,","venue":null,"work_id":"8f433cb1-4c5d-4f1f-a274-81a76e16ecfc","year":null},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.935652Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:0b78b8383a0c4a27fd99bd47d1a4614e2fd6cb25682ffa3fe9bb9bbf8cfc7ea1","observation_id":"3f4fac3c-7a14-4957-ae1e-7107bd5a2daa","resolution":{"observed_at":"2026-08-06T18:40:26.453048Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T18:40:26.405469Z","title":"An Efficient FPGA-Based Dilated and Transposed Convolutional Neural Network Accelerator,","venue":null,"work_id":"eca134c7-6a7c-45be-a0ab-945b97012b32","year":null},"citing_paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T18:40:25.939481Z"},"links":{"citing_paper":"/paper/2507.07683"},"observation_digest":"sha256:1618a39d0bb360ccca17e85305e77e316e50aac31ffa78338101f0d30d746289","observation_id":"dbc077fa-73f4-4b6b-8d17-70bf0afb4d04","resolution":{"observed_at":"2026-08-06T18:40:26.442039Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2507.07683","last_updated":"2025-07-10T12:05:33Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-15T00:12:04.724054Z","submitted_at":"2025-07-10T12:05:33Z","title":"Accelerating Transposed Convolutions on FPGA-based Edge Devices"},"reference_resolution":{"displayed":23,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":3,"verified_exact":3,"verified_fuzzy":17},"total_outbound_references":23},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"thesis":"As of 22 August 2026, this Paper Citation Record lists 23 of 23 outbound references and 0 inbound Pith citation observations for arXiv:2507.07683."}