{"as_of":"2026-08-13T03:13:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ff512de61e3ba40eb40ed626ae7e1e7aced87ff76b59a25841ed848b8abff9e2","coverage":[{"denominator":29,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":29,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T17:48:53.908260Z","state":"measured"},{"denominator":29,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":29,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-12T06:34:41.77262+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2507.09965/citation-record","integrity":"/paper/2507.09965/integrity","json":"/paper/2507.09965/citation-record.json","paper":"/paper/2507.09965"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:58.084738Z","title":"Stimulus generation for constrained random simulation,","venue":null,"work_id":"2ea6dec7-5b47-4cda-b505-047d9c0bcf10","year":2007},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:51.922840Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:2a1466bf73a11f364d4268258e18cbda6f6a094bb834da7efbc57adf5e7a2661","observation_id":"c82d3a32-da43-41d5-9cee-3bd8dbc140aa","resolution":{"observed_at":"2026-08-06T17:48:58.208294Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:57.842628Z","title":"Au- toBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design,","venue":null,"work_id":"c8ddac6e-9587-43d4-8aac-115fd7308cf6","year":2024},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.013275Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:ae8c9f8c2b98661a5d42cc16513a1cdd193d2282437d78f5dbcff31d2b624a9e","observation_id":"07de5ed3-63f1-4397-b8e6-e69b471f432b","resolution":{"observed_at":"2026-08-06T17:48:57.931342Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:57.616307Z","title":"UVLLM: An Automated Universal RTL Verification Framework using LLMs,","venue":null,"work_id":"cb98b92e-ae10-440d-aa1b-657ddf283619","year":2024},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.107163Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:2d89f3615ce116c6dbbb5bfed4159fb5a1e209b44a5d04531bdbb3d6fe67641b","observation_id":"43a9214b-6a07-4bca-8141-0df76dee088b","resolution":{"observed_at":"2026-08-06T17:48:57.740774Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"document/1032381","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:54.175982Z","title":"Invited Paper: VerilogEval: Evaluating Large Language Models for Verilog Code Generation | IEEE Conference Publication | IEEE Xplore","venue":null,"work_id":"64a1e020-e8e6-4c28-884f-8e1b53856cb9","year":null},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.186242Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:03ff47eca99e4b316f41701b30d6c3ef9e4467de7f762cee5ca4ba40c8de9aad","observation_id":"86d6f883-65d4-4c93-9717-9b846395f737","resolution":{"observed_at":"2026-08-06T17:48:54.226732Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:57.418205Z","title":"ChipGPT: How far are we from natural language hardware design,","venue":null,"work_id":"f55ac570-4a07-45f0-b71a-0e4efdc8ff8b","year":2023},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.207939Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:3628c2f8f2f94f07a4956feb3ca83a8637d3134025f62f88b050d9ef6a00275c","observation_id":"96a00a75-f74f-4944-a9a2-49790a19f2da","resolution":{"observed_at":"2026-08-06T17:48:57.491083Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:57.211847Z","title":"Chip-Chat: Chal- lenges and Opportunities in Conversational Hardware Design,","venue":null,"work_id":"9ddf3cdd-4f31-4ccf-82a3-417ed2cd3f5e","year":2023},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.253777Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:42d425374f059bcf5ab897646de1cc19b758f5b5411aeb477ade28ae25977c2d","observation_id":"b0daac80-61cf-412d-872c-b252dba0209d","resolution":{"observed_at":"2026-08-06T17:48:57.312121Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:56.978390Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback,","venue":null,"work_id":"6ea323f2-9e17-45ed-8747-019121190c0c","year":2024},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.296256Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:79c35ed7edd4b6e961ff748468f36293e3373dee4eff16dcc0de807987f60340","observation_id":"6d8301cf-e6c0-450a-97bb-c76dbbc85171","resolution":{"observed_at":"2026-08-06T17:48:57.120168Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2309.09437","last_updated":"2023-09-28T15:27:39Z","snapshot_observed_at":"2026-08-11T03:44:49.040685Z","submitted_at":"2023-09-18T02:37:43Z","title":"Using LLMs to Facilitate Formal Verification of RTL","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2309.09437","snapshot_observed_at":"2026-08-06T17:48:52.352163Z","title":"Using llms to facilitate formal verification of rtl,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.352163Z"},"links":{"cited_paper":"/paper/2309.09437","citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:d1c070e6f20e33cf28405d1966cf29f2954248a6f8660be701474c770ce116b9","observation_id":"c71d55c1-d45d-4605-b72f-6413dbf21a9f","resolution":{"observed_at":"2026-08-06T17:48:52.352163Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2310.04535","last_updated":"2025-03-25T16:32:46Z","snapshot_observed_at":"2026-08-09T16:02:06.688306Z","submitted_at":"2023-10-06T19:02:04Z","title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2310.04535","snapshot_observed_at":"2026-08-06T17:48:52.389401Z","title":"Llm4dv: Using large language models for hardware test stimuli generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.389401Z"},"links":{"cited_paper":"/paper/2310.04535","citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:1bd26dfa8cf41c30ec13e648b7944dcb5c4054ac12ca34b34cd8d70d828f31da","observation_id":"532e0e8f-0575-4d12-aef8-10331e0c2d13","resolution":{"observed_at":"2026-08-06T17:48:52.389401Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:56.733820Z","title":"TED: A Python-Based Analog Design Environment for Agile Circuit Development,","venue":null,"work_id":"2f9e321b-040a-429b-bb7d-2400ff756ead","year":2023},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.462255Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:68fc2e558f6413d3746cd7582babf332027f8ef8dea3ff3013d21defabc0d499","observation_id":"19bcaf43-835a-40d0-b195-8c3026a0ce1f","resolution":{"observed_at":"2026-08-06T17:48:56.851701Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:56.519467Z","title":"Evaluating Large Language Models Trained on Code,","venue":null,"work_id":"91674c13-1446-404d-8780-01bd3242f36a","year":2021},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.532168Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:785f347e6d8b1afe569e8ad538715c669d1e09549a2dde042956a47cc82019b3","observation_id":"6acca702-290e-4b51-8d60-b99205b31e34","resolution":{"observed_at":"2026-08-06T17:48:56.622645Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:56.385812Z","title":"Artisan: Automated Operational Amplifier Design via Domain-specific Large Language Model,","venue":null,"work_id":"8dc36d47-653c-4de3-9a44-2305d6a04898","year":2024},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.617721Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:fb19bd8c33bfddbb4af04df184af259dbb893a54d329b103cacbf5abb511051e","observation_id":"78fcd3be-6cfd-42d0-975e-6d04ce7b2aeb","resolution":{"observed_at":"2026-08-06T17:48:56.431122Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:56.263673Z","title":"LADAC: Large Language Model- driven Auto-Designer for Analog Circuits,","venue":null,"work_id":"d4ba6613-9e6c-47be-af9a-2fc79ff439b5","year":null},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.698423Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:bc9887aeebc4b8c3f4976f8f01e431638230ca8d65fe56bd9522b760437154b9","observation_id":"6669524d-36b0-4438-8716-0b934bcb95cf","resolution":{"observed_at":"2026-08-06T17:48:56.310124Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:56.117094Z","title":"AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting,","venue":null,"work_id":"5838d90f-78a9-4d0d-9725-b9de389715b3","year":2024},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.770610Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:dca3fd65f000eded4dc7eaa6f0bf992dbb0be48753f468b63fa1e58e30907bb5","observation_id":"962858f1-3bee-495f-b32e-6e44407abd24","resolution":{"observed_at":"2026-08-06T17:48:56.195860Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:52.857508Z","title":"A Survey on Hallucination in Large Language Models: Principles, Taxonomy, Challenges, and Open Questions | ACM Transactions on Information Systems","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.857508Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:4e167134b25b8ae79062177f31e6e176ca0c5505b92b3decf58271d0c147f6be","observation_id":"a5f686bd-ae5e-4723-bef5-07a295b76be1","resolution":{"observed_at":"2026-08-06T17:48:52.857508Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:55.982901Z","title":"Analog design with verilog-a,","venue":null,"work_id":"b95269e2-5648-4c92-9401-aa4992541e62","year":1997},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.950597Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:3901d10bb757f4b9ed1bd55c6c91c7f44a48b6d52519eee225883bb9fa60d935","observation_id":"30a71d48-f396-444a-8dde-739d29547074","resolution":{"observed_at":"2026-08-06T17:48:56.058683Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:55.886431Z","title":"Automated Generation Procedure for Fully Differ- ential Op-Amp Using TED,","venue":null,"work_id":"cbd6ff6e-e114-48bf-b7e8-731246079eba","year":2024},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.020617Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:1cce8951cdb67404f602dc42640edc5a11787eeab6cbeba1dfb3c4c67efb4422","observation_id":"a17925a0-bae3-413e-a335-d855165c5319","resolution":{"observed_at":"2026-08-06T17:48:55.908005Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:55.747438Z","title":"LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits,","venue":null,"work_id":"c1434742-658d-416c-9b44-298d1854d353","year":2024},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.075066Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:3ad74e85aa58c420cbdf99f947badf683c4c44560b7bb8a45e60bdc296b4076d","observation_id":"a04a440f-9248-4216-8749-dafa7c0bc04f","resolution":{"observed_at":"2026-08-06T17:48:55.808487Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:55.676625Z","title":"ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Models,","venue":null,"work_id":"48eab773-9d3b-452d-a088-a800093092be","year":2024},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.152774Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:1c0ef9e2917026ae8e3b29f98b2e9ad2c10e47d81f6187c67db303f49ca7608a","observation_id":"487090d6-55c8-4c03-a594-9932530b0790","resolution":{"observed_at":"2026-08-06T17:48:55.709019Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:55.614967Z","title":"Masala- chai: A large-scale spice netlist dataset for analog circuits by harnessing ai,","venue":null,"work_id":"de6b3d68-9b21-40e2-ba8b-28af6af9c8ea","year":2025},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.207677Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:854f503e7b05aa09c5bdb2ac13c2addf8ba330600b57f4a5f5b27eaf8ac58ef0","observation_id":"b7da624c-412d-45b1-9cfa-4dad8b5b0c7c","resolution":{"observed_at":"2026-08-06T17:48:55.642234Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:55.545365Z","title":"OpenAI Platform","venue":null,"work_id":"b21a8c44-2984-4419-ad44-2387efbf43bf","year":null},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.268951Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:9cb34abab59edc1d61769d4d807b60637da154941f36786b13e14bd397c25b8e","observation_id":"86080fe5-c6c2-4d10-aea6-b938076bfd50","resolution":{"observed_at":"2026-08-06T17:48:55.573662Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:55.464298Z","title":"An Ultra- Low-V oltage Ultra-Low-Power CMOS Miller OTA With Rail-to-Rail Input/Output Swing,","venue":null,"work_id":"b862bfdf-f763-48e9-a6b5-c5977c0a2736","year":2007},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.354462Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:2e0f86ecb70ce29f617bee720c97273bc58473852f577cd1d73393bf2489d0d4","observation_id":"2b8b8492-b3df-4f6a-8205-b5d9f815c4a0","resolution":{"observed_at":"2026-08-06T17:48:55.490828Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:55.398917Z","title":"0.5-V operational transconductance amplifier for CMOS bandgap reference application,","venue":null,"work_id":"ad2c7968-73c0-4da4-b3c4-867c5931d15f","year":2006},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.463528Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:e3a960a691b2ef62904e62c6f123fd3e08845526a990112cb13a56c693922637","observation_id":"13d9d694-6b02-40b3-a1fa-fb0aa95c9735","resolution":{"observed_at":"2026-08-06T17:48:55.431182Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:55.263982Z","title":"A Miller-compensated amplifier with Gm-boosting,","venue":null,"work_id":"7821bf79-f5e7-4231-98dd-ce8a4386a5b9","year":2015},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.562146Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:b31d10c4b5f690243ec4a7f6cc6c0513ad93fc43a58eca897e2945cfdb2790b5","observation_id":"cfab3fca-8594-4dad-b513-78495ea601c0","resolution":{"observed_at":"2026-08-06T17:48:55.352534Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:55.074727Z","title":"A CMOS 25.3 ppm ◦/C bandgap voltage reference using self-cascode composite transistor,","venue":null,"work_id":"31ac3c71-7cf3-4e8e-9993-974048a15638","year":2012},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.629382Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:b5a4d9f2e43140f358c82640ccef4ef44ddd66c077c6f45d5f61e67ab8689c89","observation_id":"11c420d1-c6f3-4043-92a0-ce1e24f24166","resolution":{"observed_at":"2026-08-06T17:48:55.152669Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:54.750085Z","title":"A low-voltage low-power voltage reference based on subthreshold MOSFETs,","venue":null,"work_id":"09ecbd93-3d85-4807-820a-cf5b4f0dc814","year":2003},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.693632Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:10ae1dc25f86b2bb754d3c3b3eaceea3b8c01cc3df211c62da213eb37421b1fc","observation_id":"2a9e60d0-aa91-4976-bc26-ebd662794a0e","resolution":{"observed_at":"2026-08-06T17:48:54.861284Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:54.570346Z","title":"A 300 nW, 15 ppm/\\circC, 20 ppm/V CMOS V oltage Reference Circuit Consisting of Subthreshold MOSFETs,","venue":null,"work_id":"37b39985-d3be-482c-aaef-55296fb2168d","year":2009},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.752355Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:f6233625275b658c2366ff4dcd7e3fb7a6ca607217053c30c8e6c5148925ac9a","observation_id":"19c0eb34-27c9-4839-9d77-73e69d5e8a15","resolution":{"observed_at":"2026-08-06T17:48:54.657059Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:54.425685Z","title":"A 65-nm CMOS Low Dropout Regulator Featuring >60-dB PSRR Over 10-MHz Frequency Range and 100-mA Load Current Range,","venue":null,"work_id":"2e25c0e4-f297-4b8e-b566-252598f4e2e3","year":2018},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.829126Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:2992743f31f485badd241ae8e0a6c01e93b227105d50d0b94f8e468b26ad597d","observation_id":"f44413f2-b659-448c-9600-06a949bc9e56","resolution":{"observed_at":"2026-08-06T17:48:54.486533Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:48:54.282556Z","title":"High PSR Low Drop-Out Regulator With Feed-Forward Ripple Cancellation Technique,","venue":null,"work_id":"1c7a83f3-9e05-48f0-85bb-14a19c1c5cb1","year":2010},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:53.908260Z"},"links":{"citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:f2a628e5928c342b384800981c50888a8465721d93895f3f31ee77947f994aab","observation_id":"d3e7519b-195e-42d9-95f0-e9816e6b2134","resolution":{"observed_at":"2026-08-06T17:48:54.351673Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","latest_version":1,"primary_category":"cs.MA","snapshot_observed_at":"2026-08-09T16:01:28.700194Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design"},"reference_resolution":{"displayed":29,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":3,"verified_exact":1,"verified_fuzzy":25},"total_outbound_references":29},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 29 of 29 outbound references and 0 inbound Pith citation observations for arXiv:2507.09965."}