{"as_of":"2026-08-10T13:17:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:e0dfa228f12e389fd500273428a38436eaad58acb9a8d7a4de36fa7671ba8694","coverage":[{"denominator":19,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":19,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T17:37:23.606292Z","state":"measured"},{"denominator":19,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":19,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2507.10424/citation-record","integrity":"/paper/2507.10424/integrity","json":"/paper/2507.10424/citation-record.json","paper":"/paper/2507.10424"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:24.125048Z","title":"Project silica: towards sustainable cloud archival storage in glass","venue":null,"work_id":"8c73a993-598b-40ed-afa8-ac0517091f77","year":2023},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.532805Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:40e8f19058d3ab54312313da0e7c26bd9b69c97a2e4903a9276d4b9518200236","observation_id":"db181631-c3a5-480a-b9c2-a8843c634c30","resolution":{"observed_at":"2026-08-06T17:37:24.129901Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:24.113316Z","title":"5g nr ldpc decoding performance comparison be- tween gpu & fpga platforms","venue":null,"work_id":"e35a07c1-214b-4aea-b2af-c706cdcd62fa","year":2019},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.537702Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:c04195db0dcb6fd69723468f3280f5e62aa6ad965a89fd3ab31cb2e8b6c1ead4","observation_id":"d45d4991-bd54-49df-a702-6182099917b1","resolution":{"observed_at":"2026-08-06T17:37:24.117109Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:24.101867Z","title":"Low density parity check codes for use in near-earth and deep space applications","venue":null,"work_id":"f8334f89-f576-4830-9f79-820ef474a58c","year":2007},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.545616Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:24fd3f623dbd3cdc71d869ec66f74e419afdd866cc4300858bdd5fe260ff15f5","observation_id":"7468663b-28d0-418a-9be9-f553677fb627","resolution":{"observed_at":"2026-08-06T17:37:24.105675Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:24.090494Z","title":"Second generation framing structure, channel coding and modulation systems for broadcast- ing, interactive services, news gathering and other broadband satel- lite applications","venue":null,"work_id":"5c5d6b62-c934-477f-b02c-148fbe8c3d7c","year":2005},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.549291Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:3b65b99518364b1a4dc7847d9525ea9dc87797b6cd09918684c3d3360ed15c2a","observation_id":"308e322a-3771-4e54-b7de-bb244732b350","resolution":{"observed_at":"2026-08-06T17:37:24.094731Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:24.078434Z","title":"Optimizing parallel reduction in cuda","venue":null,"work_id":"89f66183-9ce7-4ddb-80b3-0248809574a0","year":null},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.553261Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:b4c0f85d6c77177e8aaa0792f0f51bc639fe77a8e65f5264cb292a909b9174d8","observation_id":"2ed1a029-dc20-41b9-b9db-f5bb7dfd4317","resolution":{"observed_at":"2026-08-06T17:37:24.083192Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2019.88168","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:23.945879Z","title":"URL: https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber= 8816821, doi:10.1109/LISAT.2019.8816821","venue":null,"work_id":"61f0a084-f1e8-4d77-9b92-11a210ec93c3","year":2019},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.541633Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:1350e18ebad89829e3d323bf2b108a4a2a67a07c9791a5f9883b22897d55b61c","observation_id":"746217a0-71c1-419f-80ab-43cc9d26f529","resolution":{"observed_at":"2026-08-06T17:37:23.952073Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:24.066287Z","title":"The openairinterface 5g new radio implementation: Current status and roadmap","venue":null,"work_id":"f50d2cf3-3f31-4ac3-8285-b47443508c62","year":2019},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.557116Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:153dcd5d186494c664a46a8bbad755cf9800ab426d06616ffa316e1a16123ae7","observation_id":"429fa56b-1f61-4c12-b308-99d530737a3f","resolution":{"observed_at":"2026-08-06T17:37:24.070813Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:24.051316Z","title":"Programming massively parallel processors: a hands-on approach","venue":null,"work_id":"8951985b-7618-42dc-a8dd-7ca4282e5dd1","year":null},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.561085Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:962d73c3abb5087bd71172f5947e378d4471afe1942fec35b314d5fed8b463f1","observation_id":"af05e309-80cf-4bb1-a0f0-dc5ff6aee3a7","resolution":{"observed_at":"2026-08-06T17:37:24.055972Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2018.83968","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:23.872431Z","title":"High throughput gpu ldpc encoder and decoder for dvb-s2","venue":null,"work_id":"6f012a18-98d0-4bbb-97d1-db6a65e09c29","year":2018},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.564694Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:78f3fe2d4c9f2111d32f0ff2e938b8bd5c9286a883ee78df1f6186f96e1812cc","observation_id":"956b7478-7578-41d3-b844-ce486f7a137b","resolution":{"observed_at":"2026-08-06T17:37:23.878978Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:24.037207Z","title":"Numba: A llvm- based python jit compiler","venue":null,"work_id":"59b0347e-a916-45a7-8176-04ae5665b423","year":null},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.569135Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:07c9eed8631b60c833117fe8e57930e6881ccd2313876dc42ee9bdb4325ebd67","observation_id":"21ac8960-b18d-4251-8e55-f038f8239c0c","resolution":{"observed_at":"2026-08-06T17:37:24.043152Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:24.022043Z","title":"LDPC code designs, constructions, and unification","venue":null,"work_id":"8bc86667-e772-43b9-b6d7-ac028ed349b0","year":null},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.573347Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:4850c8aa2cdf5a23e89bd041baa101d0eac0de997a935b52dd99cd1281883e93","observation_id":"e33bd41e-52f8-45cf-bb10-32df379f98f2","resolution":{"observed_at":"2026-08-06T17:37:24.026303Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2004.12670","last_updated":"2020-04-28T07:25:55Z","snapshot_observed_at":"2026-08-09T19:47:15.394757Z","submitted_at":"2020-04-27T09:38:12Z","title":"Biomechanical surrogate modelling using stabilized vectorial greedy kernel methods","version":2},"cited_work":{"arxiv_id":"2004.12670","doi":null,"metadata_source":"pith","pith_arxiv_id":"2004.12670","snapshot_observed_at":"2026-08-06T17:37:23.799806Z","title":"Biomechanical surrogate modelling using stabilized vectorial greedy kernel methods","venue":"math.NA","work_id":"55eddbad-9c58-4c06-99f6-f56d77cac40a","year":2020},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.577758Z"},"links":{"cited_paper":"/paper/2004.12670","citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:1dc07c375511f4970dd61b384b907cda504231123c19c48371aa56d0b7648c45","observation_id":"8731bf19-6451-46db-9fc2-6ca2735566df","resolution":{"observed_at":"2026-08-06T17:37:23.804822Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:24.010411Z","title":"Error correction coding: mathematical methods and algorithms","venue":null,"work_id":"777cd38a-bdab-4dbb-b306-c7007b81bb20","year":null},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.582611Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:d9db7aa3fa7d4456a2fbc709fe8bc0efa5a3d72cf398a7e16c64f282451bfccd","observation_id":"17c335cb-031a-4bc8-981f-28b77716530b","resolution":{"observed_at":"2026-08-06T17:37:24.014671Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:23.998703Z","title":null,"venue":null,"work_id":"22d3b707-73e1-4574-ac57-6e89bbe0111d","year":2024},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.587090Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:c19e61d1852a0a63bfd0d0104e7c8c082a39289fa38dfb91b312979110e91a60","observation_id":"0fc5e4bc-095d-4430-97af-9050cb0adcf2","resolution":{"observed_at":"2026-08-06T17:37:24.003105Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:23.986861Z","title":"A recursive approach to low complexity codes","venue":null,"work_id":"24e34c1c-396a-4988-9bf9-a033772c8cf6","year":null},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.591121Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:6af38ed3d82498a7a506aeb0e55e6bb297efb38253a5878a322f34b2e683ad6b","observation_id":"8e6beb74-91d3-45f7-8350-70f875ebe540","resolution":{"observed_at":"2026-08-06T17:37:23.990731Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:23.962211Z","title":"Ldpc decoder architecture for high-data rate personal-area networks","venue":null,"work_id":"6a02a0e7-d32a-4eff-8e76-540225f9f515","year":2011},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.602598Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:e3c4872cccca3dca3e305d7afae0e7ec9ded21d490c1a27a9390ffe63dc14f4f","observation_id":"e9d7d187-6cb1-4deb-bd8f-1a1d5c27f106","resolution":{"observed_at":"2026-08-06T17:37:23.966637Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:23.975291Z","title":"Low-density parity-check (ldpc) codes constructed from protographs","venue":null,"work_id":"95354634-0e93-46e4-aa6f-c88f9f06d9e8","year":null},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.599012Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:dc2c9a43eb245f5149af2577939417b4ffeb1942cf971c2ad309db45117d5998","observation_id":"d195ffca-5f3e-40e9-b2d8-bc359ab4aa1a","resolution":{"observed_at":"2026-08-06T17:37:23.979530Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2017.27787","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:23.697275Z","title":"4.7-gb/s ldpc decoder on gpu","venue":null,"work_id":"79db4b33-24d7-474f-acba-91730895c78f","year":2017},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.606292Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:6eb3c2026ed6f27cdc4cf8f7e1784028f5ffa68fe1f508d0ae70c87c25f37005","observation_id":"05595c25-d355-4dbc-aef8-1f4ef95e6207","resolution":{"observed_at":"2026-08-06T17:37:23.704731Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:37:23.595499Z","title":null,"venue":null,"work_id":null,"year":1981},"citing_paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels","version":1},"reference_index":547,"source":"pdf_text","source_observed_at":"2026-08-06T17:37:23.595499Z"},"links":{"citing_paper":"/paper/2507.10424"},"observation_digest":"sha256:a85f99bd2c23e0cebfc679e7d7d90c8c4b499a0086a55792496f65829a55834e","observation_id":"8fe02742-de0e-4e98-bd76-547486a0ac83","resolution":{"observed_at":"2026-08-06T17:37:23.595499Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2507.10424","last_updated":"2025-07-14T16:10:10Z","latest_version":1,"primary_category":"cs.IT","snapshot_observed_at":"2026-08-09T05:21:16.898356Z","submitted_at":"2025-07-14T16:10:10Z","title":"A mapping of the Min-Sum decoder to reduction operations, and its implementation using CUDA kernels"},"reference_resolution":{"displayed":19,"state_counts":{"malformed_identifier":0,"metadata_mismatch":4,"parse_uncertain":0,"unresolved":2,"verified_exact":0,"verified_fuzzy":13},"total_outbound_references":19},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 19 of 19 outbound references and 0 inbound Pith citation observations for arXiv:2507.10424."}