{"as_of":"2026-08-09T13:02:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:80b1467796f1627862d8a2be0c93e8bbb1034a318adcb44931152893109536ca","coverage":[{"denominator":32,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":32,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T17:31:28.806631Z","state":"measured"},{"denominator":38,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":38,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":6,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":6,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-04T09:57:22.112757Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-01T17:05:50.958147Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-08-04T09:57:22.112757Z","title":"Dissecting the nvidia blackwell architecture with microbenchmarks,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2510.12705","last_updated":"2026-06-08T01:40:20Z","snapshot_observed_at":"2026-08-08T03:02:23.636169Z","submitted_at":"2025-10-14T16:39:29Z","title":"Accelerating Bidiagonalization of Banded Matrices through Memory-Aware Bulge-Chasing on GPUs","version":3},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-04T09:57:22.112757Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2510.12705"},"observation_digest":"sha256:a6e630a8b879d5f5894eafd61807a8d37ee13e6f35ec88012bdb5aeba5db4d24","observation_id":"d7fe4ff6-b0bc-4f74-8631-d1faa24ee416","resolution":{"observed_at":"2026-08-04T09:57:22.112757Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":"2507.10789","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-07-01T17:05:50.958147Z","title":"Disse cting the NVIDIA Blackwell architecture with microbenchmarks","venue":null,"work_id":"4163f7c0-e6af-47bc-a76b-888167c01160","year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":3},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-17T00:53:35.862959Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:33615aa58e864e05bab94af4dd6c1d42cce6ca21b49ce51a92a10c26edca6d6a","observation_id":"da96c86b-22b2-4ff8-9e88-60748487abce","resolution":{"observed_at":"2026-05-17T00:53:46.105970Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-08-03T18:05:59.455441Z","title":"Disse cting the NVIDIA Blackwell architecture with microbenchmarks,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:59.455441Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:b66f7cfa4710911a8842d35c40d36499a2418b06392d2749842c8600bd8e93c6","observation_id":"bafae1aa-1a2f-471d-9e7e-2927fa5d8671","resolution":{"observed_at":"2026-08-03T18:05:59.455441Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":"2507.10789","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-07-01T17:05:50.958147Z","title":"Disse cting the NVIDIA Blackwell architecture with microbenchmarks","venue":null,"work_id":"4163f7c0-e6af-47bc-a76b-888167c01160","year":2025},"citing_paper":{"arxiv_id":"2605.00555","last_updated":"2026-07-21T17:07:05Z","snapshot_observed_at":"2026-08-02T15:09:42.063495Z","submitted_at":"2026-05-01T10:46:38Z","title":"Sim-FA: A GPGPU Simulator Framework for Fine-Grained Asynchronous Pipeline Analysis","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-09T18:43:06.803528Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2605.00555"},"observation_digest":"sha256:f3867836e4e7be48826712da01ca9c4d6fee3a983eda5e206b55ad3c4d5f927a","observation_id":"3bc3f4bd-ec76-4c03-9445-6c45af6ef8b2","resolution":{"observed_at":"2026-05-11T16:06:27.726065Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-08-02T15:09:43.052206Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2605.00555","last_updated":"2026-07-21T17:07:05Z","snapshot_observed_at":"2026-08-02T15:09:42.063495Z","submitted_at":"2026-05-01T10:46:38Z","title":"Sim-FA: A GPGPU Simulator Framework for Fine-Grained Asynchronous Pipeline Analysis","version":3},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-02T15:09:43.052206Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2605.00555"},"observation_digest":"sha256:478f901f6b8115bd22515e51abf748b84d357c2e207fd384ec9c164165154629","observation_id":"4379eaac-db32-445f-89e3-d2069ef79288","resolution":{"observed_at":"2026-08-02T15:09:43.052206Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":"2507.10789","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-07-01T17:05:50.958147Z","title":"Disse cting the NVIDIA Blackwell architecture with microbenchmarks","venue":null,"work_id":"4163f7c0-e6af-47bc-a76b-888167c01160","year":2025},"citing_paper":{"arxiv_id":"2606.27934","last_updated":"2026-06-26T10:26:50Z","snapshot_observed_at":"2026-07-07T00:02:04.432452Z","submitted_at":"2026-06-26T10:26:50Z","title":"Self-Verifying Measurement Records: Hash-Linked Evidence Graphs for Hardware Benchmarking","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-06-29T04:14:11.793614Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2606.27934"},"observation_digest":"sha256:07451711370f31a4cd0ea1f00b7f2e303ee0c2ce3a6cb698b8b1a3eed2c9e25e","observation_id":"d3d55659-fe2b-43c0-bc61-fbdb0c181856","resolution":{"observed_at":"2026-07-01T17:05:50.959483Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2507.10789/citation-record","integrity":"/paper/2507.10789/integrity","json":"/paper/2507.10789/citation-record.json","paper":"/paper/2507.10789"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:33.139542Z","title":"Profiling general purpose gpu applications,","venue":null,"work_id":"8808ab55-82e5-4f11-8613-0995d27d403f","year":2009},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:25.931712Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:5c623de812b7be23df8086558915ea33b8566b3b7a53a59c6755d2f39e8f0ebb","observation_id":"67c12c40-bda7-44ce-a59a-883b1a6154e2","resolution":{"observed_at":"2026-08-06T17:31:33.277248Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2110.08221","last_updated":"2021-11-10T15:57:28Z","snapshot_observed_at":"2026-08-08T03:51:56.551015Z","submitted_at":"2021-10-15T17:32:59Z","title":"Metrics and Design of an Instruction Roofline Model for AMD GPUs","version":2},"cited_work":{"arxiv_id":"2110.08221","doi":null,"metadata_source":"pith","pith_arxiv_id":"2110.08221","snapshot_observed_at":"2026-08-06T17:31:29.679302Z","title":"Metrics and Design of an Instruction Roofline Model for AMD GPUs","venue":"cs.DC","work_id":"c95d93a7-3dc8-4121-a960-872078d366da","year":2021},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.015343Z"},"links":{"cited_paper":"/paper/2110.08221","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:df10e0b42375dc331379623a7040419e310e633bb18c2bcd0eb4e98fecd5abc0","observation_id":"636fafbd-fd30-4670-99b9-bb859b2c5c59","resolution":{"observed_at":"2026-08-06T17:31:29.730486Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:26.143528Z","title":"An analytical model for a gpu architecture with memory-level and thread-level parallelism awareness,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.143528Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:4f0953560a7d85d3dbf9e1cae5a16d9dfd6a3425d7e70a7241c8f330dcfdb5bb","observation_id":"984eded7-f0bd-4152-b329-ecf604d5087d","resolution":{"observed_at":"2026-08-06T17:31:26.143528Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"4576.23045","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:29.484849Z","title":"Characterizing and improving the use of demand-fetched caches in gpus,","venue":null,"work_id":"3b740e2f-eb78-4ca6-93bd-53d0a3ce159d","year":2012},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.281877Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:9dda23952ad434ca3c430fb94da475b831ef424ed51e505069b052bde1897354","observation_id":"201d46bf-6c4e-4c1e-bd7b-b30e1b962b05","resolution":{"observed_at":"2026-08-06T17:31:29.535656Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:32.887540Z","title":"Demystifying gpu microarchitecture through microbenchmarking,","venue":null,"work_id":"9f9d6535-60b5-4434-8349-0ab4e1cc0c04","year":2010},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.393287Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:a00deae47e6cc7e2f3c5e44df638210184f9c6bc789e77e4e3b17a542628f841","observation_id":"00e533cd-0025-44e2-9124-594e9b9fca21","resolution":{"observed_at":"2026-08-06T17:31:33.005857Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:32.701862Z","title":"Architectural analysis and performance characterization of nvidia gpus using microbenchmarking,","venue":null,"work_id":"9d3d1eee-531e-457f-8ba1-290744430916","year":null},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.463259Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:d5dd9e4114251948b95279841b93997450278e8e094b037fdd2a1c86d1e002b6","observation_id":"5ba69407-4598-451f-9094-e167f2cc6f44","resolution":{"observed_at":"2026-08-06T17:31:32.775929Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1804.06826","last_updated":"2018-04-18T17:25:13Z","snapshot_observed_at":"2026-08-04T11:46:31.128381Z","submitted_at":"2018-04-18T17:25:13Z","title":"Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1804.06826","snapshot_observed_at":"2026-08-06T17:31:26.627631Z","title":"Dissecting the NVIDIA volta GPU architecture via microbenchmarking,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.627631Z"},"links":{"cited_paper":"/paper/1804.06826","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:4f87836c15c3af209c529876575c8db96ac5508d51432fc1cff0198b8b029f42","observation_id":"3c8887ad-961f-4d04-bde3-65fe63aeaf23","resolution":{"observed_at":"2026-08-06T17:31:26.627631Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-08-06T17:31:26.949092Z","title":"Dissecting the nvidia hopper architecture through microbenchmarking and multiple level analysis,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.949092Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:57c13f03412be3220f86b80c12f0dbf19a42752f49a197073f05d08e5e89534d","observation_id":"960e8bc9-474a-4be0-afd7-896d3e088478","resolution":{"observed_at":"2026-08-06T17:31:26.949092Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:32.322793Z","title":null,"venue":null,"work_id":"4289797b-5233-471a-9fca-2b1b4d780180","year":2022},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.044786Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:0a194de8a03181789313d8ffd727047568ab07219ca26b3b4a9e8a8cdd96fe05","observation_id":"a62b9f9d-2350-48bb-8034-fcfd30e9f288","resolution":{"observed_at":"2026-08-06T17:31:32.406944Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:32.113735Z","title":null,"venue":null,"work_id":"ae32180c-6410-40ce-8341-2fb1cecb070b","year":2024},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.133971Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:e2906691d74999790dc523e9f151d7eff4bfb679c6d95cdcff2c56357b989567","observation_id":"4ccbfc41-36e3-4b97-b78e-e9e06cec3c74","resolution":{"observed_at":"2026-08-06T17:31:32.203184Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:27.229086Z","title":"Understanding data movement in tightly coupled heterogeneous systems: A case study with the grace hopper superchip,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.229086Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:b8229a392350757c09691d652c76199790dd1d9b3bf4959c7097c68614f674ca","observation_id":"2431d17e-58fa-4481-a237-9a5450a51f40","resolution":{"observed_at":"2026-08-06T17:31:27.229086Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:31.938957Z","title":"[Online]","venue":null,"work_id":"27f0d1ed-1d1c-427b-9480-79d2650570d4","year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.419050Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:d6f592dde9ef1c99cfe2be47a2e4301410c1c882d68d4a2dd76fe3e6db4c210d","observation_id":"5dc0d7e9-e06b-4b96-9d6e-fd174ef5e991","resolution":{"observed_at":"2026-08-06T17:31:32.021593Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:27.485337Z","title":"Understanding the gpu microarchitecture to achieve bare-metal performance tuning,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.485337Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:c399e9c6afea9b4723b82f6a1ba36dfbd728a6d69c8a7f31dc732cdc1708b968","observation_id":"f2af79b3-69b8-494b-b6a0-020bd2f432c3","resolution":{"observed_at":"2026-08-06T17:31:27.485337Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:31.729556Z","title":"Dissecting gpu memory hierarchy through mi- crobenchmarking,","venue":null,"work_id":"b0e93397-1343-4ef5-950d-aab2fbe6bc15","year":2017},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.593383Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:da8b2202737ca7a0e6fda621b6890beaa5f02fd20d9a072b07b854201c8add00","observation_id":"40a568a5-ac13-42c1-bebf-2418c7c5d2d4","resolution":{"observed_at":"2026-08-06T17:31:31.851455Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:27.667099Z","title":"Numerical behavior of NVIDIA tensor cores,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.667099Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:cb7488b059123702e538f9f4693728d5c57c1993142bb582df29d4202891c974","observation_id":"132bf63b-8139-4465-8452-ac61c423794b","resolution":{"observed_at":"2026-08-06T17:31:27.667099Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:27.714545Z","title":"Fast implementation of dgemm on fermi gpu,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.714545Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:207d53fa6d3af9786c93ed958d3b5ba9d61850ebb8a06cb41ded084ea84ef068","observation_id":"84264d09-3d3f-4713-9eab-3edec88cab66","resolution":{"observed_at":"2026-08-06T17:31:27.714545Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:27.790959Z","title":"Nvidia tensor core programmability, performance & precision,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.790959Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:23303e18ec9b83459a121cbb809f58c614670b4d6db3bfd99cadc10b6f5c1917","observation_id":"c951a3e7-936b-4ea9-ba82-19ddb1e21ed6","resolution":{"observed_at":"2026-08-06T17:31:27.790959Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:31.542036Z","title":"Benchmarking the nvidia v100 gpu and tensor cores,","venue":null,"work_id":"6afa47ea-d4db-4378-920d-34f95bdddaaf","year":2018},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.906695Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:684edc71099e28de9d6bd2938803e77b1c4ff52b80f5c534f8b48961b5a88f7f","observation_id":"23484e40-b4cc-48ba-a6d5-001cbe9454ed","resolution":{"observed_at":"2026-08-06T17:31:31.626019Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:31.349343Z","title":"Modeling deep learning accelerator enabled gpus,","venue":null,"work_id":"dca826f5-66b5-48e7-bfed-c6a4ff8498c9","year":2019},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.986932Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:8f0db1ebc191175b212fafc9c15b1dae0ab16ce374d2d4a43a9f452834bccf52","observation_id":"3c683e19-9634-4d07-95fe-d6b1dcd0ef28","resolution":{"observed_at":"2026-08-06T17:31:31.433142Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:31.104000Z","title":"Demystifying tensor cores to optimize half-precision matrix multiply,","venue":null,"work_id":"6920f976-ed17-4723-b710-45ad6d379d3d","year":2020},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.074185Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:4af5050117d4760642f5eaaf8a5d9347472fed117a8be256ed735ba39aeb1870","observation_id":"e665ae65-5222-41aa-9e8f-14462d7e1a29","resolution":{"observed_at":"2026-08-06T17:31:31.217629Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:30.785827Z","title":"Dissecting tensor cores via microbenchmarks: Latency, throughput and numeric behaviors,","venue":null,"work_id":"15f94c9d-6807-46b5-959b-6656c5b3ca29","year":2023},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.140350Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:2ab58cb10077afadb7f96282170f23811f7ae7b7dc30ebe3d157f574ec36a38f","observation_id":"3378fd4d-6319-4377-9ff0-19c40d0a0a57","resolution":{"observed_at":"2026-08-06T17:31:30.954258Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:28.221773Z","title":"Accel-sim: An extensible simulation framework for validated gpu modeling,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.221773Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:13247ed076c2f98652ba77d9cf2ac725978f4ca4d585d11cc271a6c454268cdd","observation_id":"d15e856c-4c59-4979-965c-2d42f9da5041","resolution":{"observed_at":"2026-08-06T17:31:28.221773Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:28.312704Z","title":"Gcom: a detailed gpu core model for accurate analytical modeling of modern gpus,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.312704Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:9879b1bc84ac2238ba6a8f9a44ef9963310f80037f1f7a3d6072aec5e248aaf0","observation_id":"ec082a6b-5004-45c6-a31a-6167ab8f25b8","resolution":{"observed_at":"2026-08-06T17:31:28.312704Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.11244","last_updated":"2025-03-14T09:52:30Z","snapshot_observed_at":"2026-08-07T17:04:28.985645Z","submitted_at":"2025-03-14T09:52:30Z","title":"LLMPerf: GPU Performance Modeling meets Large Language Models","version":1},"cited_work":{"arxiv_id":"2503.11244","doi":null,"metadata_source":"pith","pith_arxiv_id":"2503.11244","snapshot_observed_at":"2026-08-06T17:31:28.921541Z","title":"LLMPerf: GPU Performance Modeling meets Large Language Models","venue":"cs.PF","work_id":"b53e699d-c7df-4c80-96e9-377db8c9b77a","year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.397734Z"},"links":{"cited_paper":"/paper/2503.11244","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:0c9abc26d6f2d117d346581936647ddc1afa5f26fae7a1f25b6bc8249494b3b8","observation_id":"69fe5f99-3eb7-4e2b-a8ab-ab518409f0d3","resolution":{"observed_at":"2026-08-06T17:31:29.005108Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:30.471327Z","title":"[Online]","venue":null,"work_id":"76bc1e79-f0e1-407c-a5b7-009301750dbe","year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.485635Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:ec25fbafe8a1036187af1f0ebba8b5f9b4e28b92f200d8c39981482cf6a1cb08","observation_id":"96371513-3f4d-4cfd-8a24-cb661231a981","resolution":{"observed_at":"2026-08-06T17:31:30.621015Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:30.111057Z","title":"A performance model for gpus with caches,","venue":null,"work_id":"18f12f3b-d550-4c91-a5fd-f0da99360bf9","year":2015},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.571883Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:ad0fb6032b3edce302230f95b16eb06d1f5cb15690451288a65693a3a9f367c7","observation_id":"f39af38b-56ce-4a1d-b33a-8629f890000b","resolution":{"observed_at":"2026-08-06T17:31:30.324306Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:29.860814Z","title":"[Online]","venue":null,"work_id":"ee246640-ad6b-444d-9e12-21887b2f730c","year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.640124Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:eff99dbda3d59ce7d3c18a74aa213feddb8b0ced8e8a2af138810a56c6d945dc","observation_id":"30324182-4879-4a73-96b2-81ce2bd0978f","resolution":{"observed_at":"2026-08-06T17:31:29.925208Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:29.831433Z","title":"[Online]","venue":null,"work_id":"e756f407-6b40-4a16-8a90-1d9532c608b3","year":2024},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.718113Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:84b51d8b8afe093045951a50726a8ea4eb6f9bea4e3467a914d14ad142af1178","observation_id":"c14e5696-f1cf-445e-b93e-e9dbc45f6152","resolution":{"observed_at":"2026-08-06T17:31:29.855522Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2204.06745","last_updated":"2022-04-14T04:00:27Z","snapshot_observed_at":"2026-07-06T13:00:12.148951Z","submitted_at":"2022-04-14T04:00:27Z","title":"GPT-NeoX-20B: An Open-Source Autoregressive Language Model","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2204.06745","snapshot_observed_at":"2026-08-06T17:31:28.806631Z","title":"Gpt-neox- 20b: An open-source autoregressive language model,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.806631Z"},"links":{"cited_paper":"/paper/2204.06745","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:e91a7a9c663d7f34f31d1dbce0cfbe5531a00a4db0ea659c256dd1c2701017db","observation_id":"2c22c44d-057f-43bb-8c48-183aa1f861b6","resolution":{"observed_at":"2026-08-06T17:31:28.806631Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:32.544988Z","title":"Available: http://rave.ohiolink.edu/etdc/view?acc num= osu1344623484","venue":null,"work_id":"a224d77a-db4a-4464-a049-213c809fd6a7","year":null},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":2012,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.541219Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:c9680c85913a6caf4ed6af35b0b8563b6f6a455966344fc5fb71ae6d23802a4a","observation_id":"f8cf9ea6-afc5-486a-8bd7-492c71d4ca3b","resolution":{"observed_at":"2026-08-06T17:31:32.609407Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","snapshot_observed_at":"2026-08-06T14:02:49.634846Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1903.07486","snapshot_observed_at":"2026-08-06T17:31:26.853075Z","title":"Available: http://arxiv.org/abs/1903.07486","venue":null,"work_id":null,"year":1903},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.853075Z"},"links":{"cited_paper":"/paper/1903.07486","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:df3696844ad11c73cf9de39084200e01ce0b96996893e18052266f0aa8a4df09","observation_id":"22e3f90b-8e0d-4004-9cad-73c0ce5543ac","resolution":{"observed_at":"2026-08-06T17:31:26.853075Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11556","last_updated":"2024-08-26T13:52:08Z","snapshot_observed_at":"2026-08-09T09:31:37.811430Z","submitted_at":"2024-08-21T12:07:54Z","title":"Understanding Data Movement in Tightly Coupled Heterogeneous Systems: A Case Study with the Grace Hopper Superchip","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.11556","snapshot_observed_at":"2026-08-06T17:31:27.353692Z","title":"Available: https://arxiv.org/abs/2408.11556","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.353692Z"},"links":{"cited_paper":"/paper/2408.11556","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:c6ef592ddd5739dae0e64d9bcf405b086e9c010431c8c3844836cb8795088089","observation_id":"a0ad6e49-3387-4b55-9497-ee5699b9b76e","resolution":{"observed_at":"2026-08-06T17:31:27.353692Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","latest_version":2,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks"},"reference_resolution":{"displayed":32,"state_counts":{"malformed_identifier":1,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":15,"verified_exact":2,"verified_fuzzy":13},"total_outbound_references":32},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 32 of 32 outbound references and 6 inbound Pith citation observations for arXiv:2507.10789."}