{"as_of":"2026-08-06T09:31:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:40df92b45806ceffd005de10f573cff4086251c68e9e068ccdfdb533a4864e5f","coverage":[{"denominator":29,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":29,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-19T04:10:36.662354Z","state":"measured"},{"denominator":30,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":30,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-06T06:34:29.942622+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T18:54:13.805688Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-05T18:54:16.485449Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"cited_work":{"arxiv_id":"2507.15664","doi":null,"metadata_source":"pith","pith_arxiv_id":"2507.15664","snapshot_observed_at":"2026-08-05T18:54:16.485449Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","venue":"cs.AR","work_id":"dda8af59-db97-4040-a50a-443a4c115028","year":2025},"citing_paper":{"arxiv_id":"2508.13943","last_updated":"2025-08-19T15:31:37Z","snapshot_observed_at":"2026-08-06T02:26:47.941151Z","submitted_at":"2025-08-19T15:31:37Z","title":"LLM-Powered Virtual Patient Agents for Interactive Clinical Skills Training with Automated Feedback","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-05T18:54:13.805688Z"},"links":{"cited_paper":"/paper/2507.15664","citing_paper":"/paper/2508.13943"},"observation_digest":"sha256:4669ffdf2b420012dbdf49af8fc1c72846f727b8d08965e62e1e70b13aafa56b","observation_id":"ff156233-00cc-4dbf-b2c9-b1bd31d3d3cb","resolution":{"observed_at":"2026-08-05T18:54:16.578247Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2507.15664/citation-record","integrity":"/paper/2507.15664/integrity","json":"/paper/2507.15664/citation-record.json","paper":"/paper/2507.15664"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Evalu- ating llms for hardware design and test","venue":null,"work_id":"085cd50e-ff86-46d2-acad-fb15527f0249","year":2024},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:01ae5c5cced6632b58e35536a2dcc8b6762ed662ee16b890652a53904486e54d","observation_id":"b02c77e2-b3a1-4fce-8120-7fa902866c0c","resolution":{"observed_at":"2026-05-19T04:12:03.104921Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Chipmnd: Llms for agile chip design","venue":null,"work_id":"7e5e450e-eb93-46da-8694-8231306422fb","year":2025},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:9b7a12f1c3274cfae4c6e88b4466983534fa227dcfdbbce651022a2104c6e90b","observation_id":"e77eb73a-c2cc-4e7d-bc9c-7bf1a38ce465","resolution":{"observed_at":"2026-05-19T04:12:03.087413Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Wang, C.-W","venue":null,"work_id":"e512cba7-4f6c-4e43-bf5c-9ebe3a1c8f77","year":2006},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:22fa9639af172610785e308285504dffbbb5661ef9fc90460e395ccc5d90c806","observation_id":"840cd890-77b8-499b-8bd1-6499c8673f7e","resolution":{"observed_at":"2026-05-19T04:12:03.079088Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Current issues and emerging techniques for vlsi testing-a review","venue":null,"work_id":"0c2e3663-091c-4513-9add-09d39631981c","year":2022},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:0198db7ed066cbff501d341bc18d750255ab9dfde562048dc3a72d2b63c92ff4","observation_id":"1aeebecc-d88d-48cd-a8ec-efb0c89ccc2d","resolution":{"observed_at":"2026-05-19T04:12:03.076658Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"The potential of llms in hardware design","venue":null,"work_id":"cfcb64f8-e384-4104-86e0-0ad92c71524b","year":2024},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:0c0bf3edc69659b36181ad483ba375be81d68413d15761becba2def9fa35d1d2","observation_id":"94159161-491a-4903-a4c7-c6710e70c5ef","resolution":{"observed_at":"2026-05-19T04:12:03.073941Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Hardware design and verification with large language models: A literature survey, challenges, and open issues","venue":null,"work_id":"f36cae55-d069-4eb7-85c9-b14fcabf453d","year":2024},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:76eb7e041adc851d9af9235f27c5b12aa5359cac09862cd8e67c8c210eb96924","observation_id":"e02d842b-c036-4d56-bc5d-dbd54b4dd4d7","resolution":{"observed_at":"2026-05-19T04:12:03.134270Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Benchmarking large language models for automated Verilog RTL code generation","venue":null,"work_id":"a2965cb7-58e9-4637-b107-a393772f5930","year":2023},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:9bb771fde8051b7ff33ad9b9c9efe2c655dcf2989c7520736096eb64fae951b5","observation_id":"e185c396-d42c-4629-aa4b-31008ec31f83","resolution":{"observed_at":"2026-05-19T04:12:03.070981Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Chip- Chat: Challenges and opportunities in conversational hardware design","venue":null,"work_id":"71e85cda-2af9-4fec-839d-52f96d54e8a3","year":2023},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:f1301fe9545a3c9b1317c270f97dbcfe824696bed8828b5990282d4d3e86332c","observation_id":"7c3d4ec9-a01d-4332-90ab-90abaad4e1ce","resolution":{"observed_at":"2026-05-19T04:12:03.113062Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Ver- ilogEval: Evaluating large language models for Verilog code generation","venue":null,"work_id":"0b97ca13-c883-4048-81e3-7654aa8792f8","year":2023},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:df583e8465dad1dce17feb20ad17b3ff2c8071f623bc468a5d76ecc2316e9893","observation_id":"2096fc23-d26c-4dac-a203-5b1bfc022d3b","resolution":{"observed_at":"2026-05-19T04:12:03.139492Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2502.15832","last_updated":"2025-02-20T11:07:55Z","snapshot_observed_at":"2026-08-03T21:57:13.310053Z","submitted_at":"2025-02-20T11:07:55Z","title":"DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model","version":1},"cited_work":{"arxiv_id":"2502.15832","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2502.15832","snapshot_observed_at":"2026-07-03T00:47:30.509891Z","title":"Deep- RTL: Bridging verilog understanding and generation with a unified representation model","venue":null,"work_id":"89e6e679-af4a-41dd-8277-0851a293ecd4","year":2025},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"cited_paper":"/paper/2502.15832","citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:236941fe6c37b93ec2f63a0fa6bde802cc548d6a97a167d9fda05467cec68e21","observation_id":"c28c05d9-83a1-4a8d-8b4b-a170821801b0","resolution":{"observed_at":"2026-05-19T04:12:02.212826Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:b01a635bcf267477c274d766fa422f5f9e4a27bbfd175aebc69ee485285a8838","observation_id":"eb763f17-06c6-48d0-b171-5590dbc2d541","resolution":{"observed_at":"2026-05-19T04:12:02.209092Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"LLM for complex signal processing in FPGA- based software defined radios: A case study on FFT","venue":null,"work_id":"fabd4952-6737-4af0-8214-875cd4b5e5b0","year":2024},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:9a4bf05d7ee2519ebb9eda598007c563bcb19371f768ec98d1f2d579fcba7a54","observation_id":"869e96b3-549f-40fd-955c-d8658dd135db","resolution":{"observed_at":"2026-05-19T04:12:03.121236Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Verigen: A large language model for Verilog code generation","venue":null,"work_id":"e13b4dba-5415-4ac4-a100-4ab3e47689fc","year":2024},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:c17af961134d245f0b8b68da568812616e2212e6752a7c8c81f57e8ab54a1ba2","observation_id":"8d614042-08f9-466b-962b-2ed95b064ce6","resolution":{"observed_at":"2026-05-19T04:12:03.123780Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A secure DFT architecture protecting crypto chips against scan-based attacks","venue":null,"work_id":"110924e4-6e9b-4fd0-ae96-e1d873954c2b","year":2019},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:ff78d7aa790a92b5c352f61af20a71e341e9cbc6f727427054e8ed43a33070d2","observation_id":"cb33c995-bd58-42c1-94a4-92736b954fc7","resolution":{"observed_at":"2026-05-19T04:12:03.115530Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"End-to-end testing for boards and systems using boundary scan","venue":null,"work_id":"0b165083-edd0-4fe3-960d-1776db2888a4","year":2000},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:487f19837329a88ceaa0e19d01fbf8a523a99092cc56783dbf21935314f18e08","observation_id":"6816bb57-7fab-4b4d-b856-518cfb69257d","resolution":{"observed_at":"2026-05-19T04:12:03.118150Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Design for testability and built-in self test: a review","venue":null,"work_id":"5650635b-5d99-4786-92db-319e0a8db8e6","year":1989},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:cf72780415dce6236e447087270a885234a74e87ae0e657e3f05d5e26936b792","observation_id":"ad9574d1-e406-47f6-87a2-fcf61b611bcf","resolution":{"observed_at":"2026-05-19T04:12:03.126391Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"The im- plementation of ieee std 1149.1 boundary scan test strategy within a cellular infrastructure production envi- ronment","venue":null,"work_id":"3a533f81-b82c-4f11-8ee0-5f2ca59accd3","year":2000},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:d9c2ddff352d4d7ca4d97a173d18f541f18c2f304350fe4bf1166c61906493aa","observation_id":"0e42872a-5dde-424f-b195-f66192d5a74c","resolution":{"observed_at":"2026-05-19T04:12:03.128843Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Retrieval-augmented generation for knowledge- intensive NLP tasks","venue":null,"work_id":"1c15dbff-f26b-4643-a66b-696aa9f58935","year":2020},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:7684d39574799544d0fca0b3311bad460d304f373d6c52ce283217fcdf75f916","observation_id":"bffa8ff1-2db2-419e-bba5-5198478faf94","resolution":{"observed_at":"2026-05-19T04:12:03.136728Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Design and implementation of a motion controller for XYZ table based on multiprocessor SoPC","venue":null,"work_id":"0535d363-b235-4143-94d9-0ccbbdb5d875","year":2009},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:62a746d96ba1aa13ed61c9ab70fdfa24b426e71af79cbb75d8779aaeaacbb65e","observation_id":"2fda199b-915a-44bd-81ae-067b28378fde","resolution":{"observed_at":"2026-05-19T04:12:03.107695Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"End-to-end deep learning framework for printed circuit board manufac- turing defect classification","venue":null,"work_id":"c2e8bec7-dc9c-43d2-94f2-b9ee3e41457a","year":2022},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:9c9cb1212617421d6ac0bfd7d3e27b76d3c7432b14ba9ca3c403207e6388d42b","observation_id":"5f9bcd74-5d92-447a-b4d0-5a392028d874","resolution":{"observed_at":"2026-05-19T04:12:03.131428Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Deep learning-based integrated circuit surface defect detection: Addressing information density imbalance for industrial application","venue":null,"work_id":"bde9c9c2-c237-4b53-bfda-cf971f86c45d","year":2024},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:de13523c20cd95672e3ce3e67631fc9874ec426c856a1e31401d0ed9ba34bd43","observation_id":"709516f0-f9a7-4319-99ad-89c74837bb81","resolution":{"observed_at":"2026-05-19T04:12:03.096134Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A timing engine inspired graph neural network model for pre-routing slack prediction","venue":null,"work_id":"c985504c-638a-48b4-9d9c-796cd55ce16f","year":2022},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:0f083eb21dcb6a3fe79766be4b3e4e4d25a9adfba57db08cc9f595368c9ab406","observation_id":"1076a526-b91d-49f5-aa35-452fa1145824","resolution":{"observed_at":"2026-05-19T04:12:03.099105Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A deep learn- ing based power estimations mechanism for CMOS VLSI circuit","venue":null,"work_id":"aefee5fa-0ada-4276-8e04-bef936635b87","year":2023},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:1aa4b26344f7ae7e9822a3538b9a6fe1c42dbeb7e3f5662f39b2db446fb6b9dc","observation_id":"39779b51-c822-4b1f-ab9d-844460015f39","resolution":{"observed_at":"2026-05-19T04:12:03.093210Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A survey on software clone detection research","venue":null,"work_id":"9a88d63a-2b77-4f9c-b39f-cac1d9caa350","year":2007},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:50b69075954a9e119a75bda01ebd8ba63bc52100a39f2aa8bb990328de70a4a9","observation_id":"0ec5b86c-3b06-4691-99a1-da51a93767cc","resolution":{"observed_at":"2026-05-19T04:12:03.102159Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A survey on clone refactoring and tracking","venue":null,"work_id":"e05d542a-cdeb-4110-be60-96bba1dd31ab","year":2020},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:8bc94faf434162cdb36e11c548c66d13d1e279c482b33ca0bac252e5d6eda3d4","observation_id":"5b6b099f-16c1-4253-a0c1-0bc0b49a37e6","resolution":{"observed_at":"2026-05-19T04:12:03.110303Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Benchmarking large lan- guage models for automated verilog rtl code generation","venue":null,"work_id":"a7472256-0e6c-497f-8997-0d0bb4beb802","year":2023},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:7c7b69228aa583757657cfb0c4dce0cd34616396905fcdc8f1b5087a26719485","observation_id":"74e6dcb4-08c2-48c8-9ce2-c44a88365ddd","resolution":{"observed_at":"2026-05-19T04:12:03.090246Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.10776","last_updated":"2025-04-17T22:42:04Z","snapshot_observed_at":"2026-07-06T16:49:13.099946Z","submitted_at":"2023-11-16T01:21:33Z","title":"Chemist-X: Large Language Model-empowered Agent for Reaction Condition Recommendation in Chemical Synthesis","version":6},"cited_work":{"arxiv_id":"2311.10776","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2311.10776","snapshot_observed_at":"2026-07-03T20:48:56.451405Z","title":"Chemist-X: large language model-empowered agent for reaction condition recommendation in chemical synthesis","venue":null,"work_id":"5499a637-bcb8-4c0d-8fab-449bd56ac71f","year":2023},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"cited_paper":"/paper/2311.10776","citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:af9ef80c419f4caad76e35a15e6255898c730ff4e2a7bd0bbdf17275308a0e4e","observation_id":"be24d8ee-b582-42c8-b954-dabf75ac733d","resolution":{"observed_at":"2026-05-19T04:12:02.204723Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Su- pervised contrastive learning","venue":null,"work_id":"4e9c97bd-7b3a-41e6-b9ca-3fc3068b4912","year":2020},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:274d7cf8d6abb6e5c552cd9b779837368409e81caad7d90ecc79515188dddc71","observation_id":"3bb32003-d8d0-40fe-99c9-5b742247c8ba","resolution":{"observed_at":"2026-05-19T04:12:03.081513Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A con- trastive learning approach for training variational autoen- coder priors","venue":null,"work_id":"dba31bab-668d-40d7-a272-04f856ee5c33","year":2021},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:8824caa5ccd09f5e4f0fdf617a8f82f532837c5f3b8b82f965d7fa448c0560c6","observation_id":"f6cb610d-437e-47f2-918f-2c225068dfa9","resolution":{"observed_at":"2026-05-19T04:12:03.084537Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","latest_version":3,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair"},"reference_resolution":{"displayed":29,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":3,"verified_fuzzy":26},"total_outbound_references":29},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"thesis":"As of 6 August 2026, this Paper Citation Record lists 29 of 29 outbound references and 1 inbound Pith citation observation for arXiv:2507.15664."}