{"as_of":"2026-08-08T14:35:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:9bc7a18396b1f665b85d00ca5f266c3af9f40e37ccfdbc832007cce16dc742d1","coverage":[{"denominator":32,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":32,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T14:42:04.951683Z","state":"measured"},{"denominator":32,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":32,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2507.17962/citation-record","integrity":"/paper/2507.17962/integrity","json":"/paper/2507.17962/citation-record.json","paper":"/paper/2507.17962"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.183462Z","title":"Improving classification accuracy of a machine learning approach for FPGA timing closure","venue":null,"work_id":"a8aac229-df9a-4134-84ec-c6585c83ecaf","year":2016},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.872491Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:7119e3974a1c1b765b543037b0a08e38913b18d8f80b557b7caf0ac80511951f","observation_id":"13b4f0d3-5f6e-4474-8d13-39441a5e89b2","resolution":{"observed_at":"2026-08-06T14:42:05.186275Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.176256Z","title":"Conget al.,”FPGA HLS today: successes, challenges, and opportu- nities”,ACM TRETS, vol","venue":null,"work_id":"e457ef45-2e44-4af4-9db9-ac0bf45d64ee","year":2022},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.875852Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:5e3b14402908a711d55620076fda9f85f699537a42c3627218f3406c8db76240","observation_id":"988bade3-ff3d-444a-8a34-31f5aec03d31","resolution":{"observed_at":"2026-08-06T14:42:05.178962Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.169259Z","title":"Towards Automatic High-Level Code Deployment on Reconfigurable Platforms: A Survey of High-Level Synthesis Tools and Toolchains","venue":null,"work_id":"3d6e8ae2-951a-4476-9177-dea3c69c4963","year":2020},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.878542Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:2061123cd9212a5d12771ec44e535b37b946b5ddbbde854ebace4b74d14d7502","observation_id":"4b70a47e-3b39-47c1-a2cd-a9c90d6e6ac9","resolution":{"observed_at":"2026-08-06T14:42:05.172124Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.161930Z","title":"LAMDA: Learning-assisted multi-stage autotuning for FPGA design closure","venue":null,"work_id":"2445902b-d452-42e4-b7f6-089cc826a235","year":2019},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.881198Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:aa612cdebc2bff87afc7fe884400572419c9683c191ba8055e391cd2b6a70dc4","observation_id":"fa800604-d987-4358-aa77-f16081d3c9dc","resolution":{"observed_at":"2026-08-06T14:42:05.164512Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.155288Z","title":"Correlated multi-objective multi-fidelity optimization for HLS directives design","venue":null,"work_id":"bce93001-b419-4971-a9f4-98dabc9f1b50","year":2022},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.884031Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:149a620f6b34e4b4d9460a5116f2e8b2fdda9b11bc67b00545be3ee9f59c296f","observation_id":"beebcd8e-9383-4edf-b6c2-2d837330a907","resolution":{"observed_at":"2026-08-06T14:42:05.157832Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.148579Z","title":"AMD Vitis HLS, High-Level Synthesis Tool,","venue":null,"work_id":"b7c95be8-babc-4295-80b5-2823b3cf8309","year":null},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.886839Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:fbff4f6dd5eeb45ce74bbbf1549fd4b46d74b33913860eb2b084e13f849d1c96","observation_id":"1b183deb-0435-4144-80f4-fd64b4bb1905","resolution":{"observed_at":"2026-08-06T14:42:05.151113Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.141761Z","title":"HLSPilot: LLM-based high-level synthesis","venue":null,"work_id":"e5e18ed9-76d9-44ac-9aac-030640a447a1","year":2024},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.889490Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:3c250c25cd90ba540c443aced92c1b9bda96a2cd058d271827ad1438cbafcc2d","observation_id":"4e13d935-de9c-40e4-96fd-d78424fdb1f8","resolution":{"observed_at":"2026-08-06T14:42:05.144350Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.135242Z","title":"Automatic hardware pragma insertion in high-level synthesis: A non-linear programming approach","venue":null,"work_id":"4549b590-5914-40aa-a84c-701ab71e7462","year":2025},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.892092Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:0c9e3c4354462fc600af5c0a19b01e2f92ec89ad0201fa0881a5a2cb8ea8dbda","observation_id":"22a5bc49-ab37-490d-98e5-cca56b895355","resolution":{"observed_at":"2026-08-06T14:42:05.137698Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.127857Z","title":"Democratizing domain-specific computing","venue":null,"work_id":"71da1dbc-9623-4e46-afd9-a4bb208e0609","year":2022},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.894426Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:ece6a00d71bb04dbf72243548efdfb4526544c5f6f6c948ef5ffd431cc5f9efa","observation_id":"6f37f00e-fe3d-4445-be70-5ce134804085","resolution":{"observed_at":"2026-08-06T14:42:05.130646Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.120913Z","title":"Lahtiet al.,”High-level Synthesis for FPGAs—A Hardware Engi- neer’s Perspective”,IEEE Access, 2025","venue":null,"work_id":"bfc28537-aabe-46a8-a3b2-963e6c71c639","year":2025},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.897079Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:fa8968ee135f471f253d9f8c53eb757c61353d4a888a1aee2de703dd2cc83e32","observation_id":"bdab5f52-44f5-4a5f-8f31-4a882047f564","resolution":{"observed_at":"2026-08-06T14:42:05.123709Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.114240Z","title":"[Online]","venue":null,"work_id":"fde238e2-5d9f-4959-b27a-0ae68ba7678a","year":null},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.899507Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:da25096c3ef08e50ace21b92afdf214cab25866a260c60096fdbc2fc78c4bfdb","observation_id":"a7b69a77-c4e2-4786-a478-9d914f7ee790","resolution":{"observed_at":"2026-08-06T14:42:05.116815Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.107465Z","title":"Accelerating FPGA prototyping through predictive model- based HLS design space exploration","venue":null,"work_id":"9710f07c-2e35-440d-9cd3-05ad08193e8a","year":2019},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.902327Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:3c7062b4aa716e92dc45ba6d6db9ff4e27a09df12a7b24c816bbd25d4d022cf2","observation_id":"5987409e-4045-484b-991b-59e56b2375c2","resolution":{"observed_at":"2026-08-06T14:42:05.110091Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.100892Z","title":"Lattice-Traversing Design Space Exploration for High Level Synthesis","venue":null,"work_id":"711d6c4b-b7c2-4d42-9f34-a93640f0b6d2","year":2018},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.904985Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:b3c5827683494fc9a3b3bff4ebb1f4c30cb497ed0b4c368c663105f7a82b1655","observation_id":"f250a283-35f8-4609-9b04-fbe1a0fdd371","resolution":{"observed_at":"2026-08-06T14:42:05.103439Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.094258Z","title":"AutoDSE: Enabling software programmers to design efficient FPGA accelerators","venue":null,"work_id":"80ac412a-c5bd-4056-9b7d-55f3befbf589","year":2022},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.907345Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:e76859626329446c44a4603bc06122f62c73bc3cc9afb7709203adff618dd1a5","observation_id":"183b3efe-33cd-4e98-9136-860992074fec","resolution":{"observed_at":"2026-08-06T14:42:05.096675Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.087510Z","title":"Robust GNN-based representation learning for HLS","venue":null,"work_id":"86086d43-466f-41ee-ac6c-25a871b9cd38","year":2023},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.909842Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:55751d31bd5232d6a3810165fc1865afb29c5e3ff051403404f11c626ba82af1","observation_id":"dd1fa933-bf8b-4cd6-a5a2-b300730a1c0d","resolution":{"observed_at":"2026-08-06T14:42:05.089993Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21187","last_updated":"2025-04-29T21:42:59Z","snapshot_observed_at":"2026-08-07T15:58:02.686092Z","submitted_at":"2025-04-29T21:42:59Z","title":"LIFT: LLM-Based Pragma Insertion for HLS via GNN Supervised Fine-Tuning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.21187","snapshot_observed_at":"2026-08-06T14:42:04.912192Z","title":"Prakriyaet al.,”LIFT: LLM-based pragma insertion for HLS via GNN supervised fine-tuning”,arXiv, preprint arXiv:2504.21187, 2025","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.912192Z"},"links":{"cited_paper":"/paper/2504.21187","citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:30135e0c6a91de31e896d5ae9e470e6b62b07638ebf049171054ff5e833f66e7","observation_id":"51290fc8-cdb7-4bb9-b7ef-61160c1b1642","resolution":{"observed_at":"2026-08-06T14:42:04.912192Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.080735Z","title":"Sherlock: A multi-objective design space exploration framework","venue":null,"work_id":"cde97025-7469-4350-9685-281342800277","year":2022},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.914889Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:b2defdb886401e9a057259ea3fd5f8ef1962edddb27b08b1170711e02442aeef","observation_id":"1f713449-5256-4ed1-ac52-6ccf050493e1","resolution":{"observed_at":"2026-08-06T14:42:05.083360Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2302.12813","last_updated":"2023-03-08T23:41:49Z","snapshot_observed_at":"2026-08-06T18:27:41.688063Z","submitted_at":"2023-02-24T18:48:43Z","title":"Check Your Facts and Try Again: Improving Large Language Models with External Knowledge and Automated Feedback","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2302.12813","snapshot_observed_at":"2026-08-06T14:42:04.917259Z","title":"Check your facts and try again: Improving large language models with external knowledge and automated feedback","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.917259Z"},"links":{"cited_paper":"/paper/2302.12813","citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:3a81b935430a61c1ebf5d24389483025a1ece79975203324b6058700bb66f103","observation_id":"50095509-5148-45d7-891e-aa97638f8825","resolution":{"observed_at":"2026-08-06T14:42:04.917259Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.074000Z","title":"Opentuner: An extensible framework for program autotuning","venue":null,"work_id":"4a17e7ec-eb19-4b4f-aa03-408eafe0ccab","year":2014},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.920051Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:1e687e31a648430793e64be982b8f114b304f2413bc725c8321eee2e423b4315","observation_id":"64b834d1-1050-4fcd-82d7-706b8b172000","resolution":{"observed_at":"2026-08-06T14:42:05.076747Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.067412Z","title":"Efficient task transfer for HLS DSE","venue":null,"work_id":"7032a94f-7259-44bc-b7f2-c5e23f6776f9","year":2024},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.922306Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:e377ecef42c9de863a5c55e54a0a89cc6aa22c3de5c617b94b66ad7da49e7fbb","observation_id":"bad6127c-a34f-4f1a-b351-6f5dbb874862","resolution":{"observed_at":"2026-08-06T14:42:05.069894Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.060962Z","title":"Exploiting loop-array dependencies to accelerate the design space exploration with high level synthesis","venue":null,"work_id":"a17ca94b-5942-4437-af72-d7304228fd58","year":2015},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.924883Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:ba9556bed049cf312260b755f573408e1f3046230b3216b0cb4a01e3516dc29c","observation_id":"4866aeb6-d52e-4290-a347-ef9e6fbb0269","resolution":{"observed_at":"2026-08-06T14:42:05.063549Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.053944Z","title":"Lin-analyzer: A high-level performance analysis tool for FPGA-based accelerators","venue":null,"work_id":"8162d04b-9121-4398-9c8d-85e27eec465d","year":2016},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.927324Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:64ae94234b886179fa8f769e64d730ac1b9cb422aef0984daaf2ee767886883e","observation_id":"8243b095-0266-47b9-812a-cfc7a8bbe40d","resolution":{"observed_at":"2026-08-06T14:42:05.056574Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.047005Z","title":"COMBA: A comprehensive model-based analysis frame- work for high level synthesis of real applications","venue":null,"work_id":"b71851c7-e0ea-423a-8530-809ef8790e7a","year":2017},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.929727Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:45a3a3b0cf4e616f511df085defce9edf3ed7112fe0f1b9c0460f454fc0e0f2a","observation_id":"74d92f0f-6e75-4cf8-9b9e-35650bf9c8b5","resolution":{"observed_at":"2026-08-06T14:42:05.049507Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.039977Z","title":"ScaleHLS: A new scalable high-level synthesis framework on multi-level intermediate representation","venue":null,"work_id":"8d470fe3-84a5-4108-a48d-98ef40be8875","year":2022},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.932229Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:1435f8ff29de2fe841d4c19f9605d24bbcc0683629929da69c1383e35348a40e","observation_id":"b89ce709-3d48-4c76-a497-9805440d886d","resolution":{"observed_at":"2026-08-06T14:42:05.042466Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.032994Z","title":"Autoannotate: Reinforcement learning based code annotation for high level synthesis","venue":null,"work_id":"e7e7b154-b4f0-40af-afa8-f3b0bb9865d8","year":2024},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.934541Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:10a7b2606f9e488f5a75f7c69553a173fe17de228355cdd1a690de5fea268bfc","observation_id":"847f7843-837f-4def-85ac-f1434490ea48","resolution":{"observed_at":"2026-08-06T14:42:05.035611Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.025783Z","title":"AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs","venue":null,"work_id":"c623695c-cd81-44bc-9d6f-8d3878fc81d5","year":2023},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.936995Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:e6e70fc24385fa6cfa064ba77190d54bc0d3c3978055d042ec42ef5b8e4f1fa5","observation_id":"71544353-d8d1-4fe8-86d0-0d3f112bde4f","resolution":{"observed_at":"2026-08-06T14:42:05.028469Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.017911Z","title":"Evolutionary large language models for hardware security: A comparative survey","venue":null,"work_id":"17d6c035-a1d5-499a-bf4a-29baf6ff077c","year":2024},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.939251Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:2a590a09b937b39df520286fb2fbaaad1a8eeb3e20dfcc774c9060ddbfa24ad0","observation_id":"e28044b9-f748-4428-a8dc-3cae27ea80a1","resolution":{"observed_at":"2026-08-06T14:42:05.021009Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.010612Z","title":"LLM-IFT: LLM-Powered Information Flow Track- ing for Secure Hardware","venue":null,"work_id":"e1e68353-63b5-4f1e-94f3-b74aff26d088","year":2025},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.941676Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:6a29107931d51456dce060462eeaad929083805f64ae3593afae3b8ac8e8e1bd","observation_id":"a859fee3-dc5d-4a64-8e46-770077dc8db4","resolution":{"observed_at":"2026-08-06T14:42:05.013284Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.13479","last_updated":"2025-05-11T00:17:26Z","snapshot_observed_at":"2026-08-07T15:48:10.132598Z","submitted_at":"2025-05-11T00:17:26Z","title":"RTL++: Graph-enhanced LLM for RTL Code Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.13479","snapshot_observed_at":"2026-08-06T14:42:04.944107Z","title":"RTL++: Graph-enhanced LLM for RTL Code Generation","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.944107Z"},"links":{"cited_paper":"/paper/2505.13479","citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:d1982946d4a04f883c0715f04a123f1421061f52e0592de7938a18d04dc024d7","observation_id":"8b659837-5d7c-425a-b77b-784d77b459ee","resolution":{"observed_at":"2026-08-06T14:42:04.944107Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:05.003293Z","title":"CHStone: A benchmark program suite for practical C-based high-level synthesis","venue":null,"work_id":"c36867a1-73ad-462b-b963-ce66b2016ca8","year":2008},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.946926Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:521811320e23d00dd178b4b72afc7c9a1e3ed33d09d35dc6bbbec95c90bd1fa4","observation_id":"515e2bc9-ace4-4dbb-addd-273597ece071","resolution":{"observed_at":"2026-08-06T14:42:05.005917Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:04.995893Z","title":"LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems","venue":null,"work_id":"feb547c2-1396-4b5d-906d-dc7f4697b654","year":2013},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.949314Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:7aa12cf20117a93e450b4166ee93e5e63bd328229e79f38f8c3fae6f4ce81f07","observation_id":"2025a4a7-61ff-46e1-aef6-9aeab1fe5e72","resolution":{"observed_at":"2026-08-06T14:42:04.998695Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:42:04.986612Z","title":"MachSuite: Benchmarks for accelerator design and customized architectures","venue":null,"work_id":"ad47fb2a-2286-43a4-b7f9-afe577e9760e","year":2014},"citing_paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-06T14:42:04.951683Z"},"links":{"citing_paper":"/paper/2507.17962"},"observation_digest":"sha256:4957660ba9483b06ca4e23ed83f0808184ff968ff8ed6a8215388481cb55e230","observation_id":"e3621c51-aa93-4149-99b8-f9b7039dcc27","resolution":{"observed_at":"2026-08-06T14:42:04.990896Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2507.17962","last_updated":"2025-07-23T22:08:15Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-06T14:36:20.671748Z","submitted_at":"2025-07-23T22:08:15Z","title":"TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization"},"reference_resolution":{"displayed":32,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":3,"verified_exact":0,"verified_fuzzy":29},"total_outbound_references":32},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 32 of 32 outbound references and 0 inbound Pith citation observations for arXiv:2507.17962."}