{"as_of":"2026-08-09T14:25:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:28fe284f5c768da6c21ff9983991deb0df657408c5d33fad2237a9031d317491","coverage":[{"denominator":13,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":13,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T21:36:25.895941Z","state":"measured"},{"denominator":13,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":13,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2508.08457/citation-record","integrity":"/paper/2508.08457/integrity","json":"/paper/2508.08457/citation-record.json","paper":"/paper/2508.08457"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:36:24.793088Z","title":"FLAT: An optimized dataflow for mitigating attention bottlenecks,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":1,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:24.793088Z"},"links":{"citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:c93c89d0c143a3676aad9121c5d01239185aa679d84fe3c6d98cbd4aa65e369d","observation_id":"f47553a0-a5f2-4537-8721-603c27270229","resolution":{"observed_at":"2026-08-05T21:36:24.793088Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.16369","last_updated":"2023-08-31T00:03:02Z","snapshot_observed_at":"2026-08-06T15:43:00.292272Z","submitted_at":"2023-08-31T00:03:02Z","title":"SARATHI: Efficient LLM Inference by Piggybacking Decodes with Chunked Prefills","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.16369","snapshot_observed_at":"2026-08-05T21:36:24.860506Z","title":"Sarathi: Efficient LLM inference by piggybacking decodes with chunked prefills,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":2,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:24.860506Z"},"links":{"cited_paper":"/paper/2308.16369","citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:55b93a5ee403c3a7ad9bfeefec33b3f199f7b564ea44fdd3e06607bf03625a73","observation_id":"0f131db9-5af6-470f-8c10-a70d592c3874","resolution":{"observed_at":"2026-08-05T21:36:24.860506Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.08192","last_updated":"2025-05-26T07:30:17Z","snapshot_observed_at":"2026-07-06T20:21:00.314703Z","submitted_at":"2025-01-14T15:14:10Z","title":"PRESERVE: Prefetching Model Weights and KV-Cache in Distributed LLM Serving","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.08192","snapshot_observed_at":"2026-08-05T21:36:24.928403Z","title":"PRESERVE: Prefetching model weights and KV‑cache in distributed LLM serving,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":3,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:24.928403Z"},"links":{"cited_paper":"/paper/2501.08192","citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:8ca4a81ecd54b0e001ba6d01d67323e26c39302a9efaf9ee5f2109368d8a1e5f","observation_id":"5a701258-f509-428e-8b57-655d2572f0a7","resolution":{"observed_at":"2026-08-05T21:36:24.928403Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.23405","last_updated":"2025-06-29T21:55:58Z","snapshot_observed_at":"2026-08-06T21:41:26.331134Z","submitted_at":"2025-06-29T21:55:58Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","version":1},"cited_work":{"arxiv_id":"2506.23405","doi":"10.48550/arxiv.2506.23405","metadata_source":"pith","pith_arxiv_id":"2506.23405","snapshot_observed_at":"2026-08-06T00:16:16.768632Z","title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","venue":"cs.ET","work_id":"c9d515af-ac86-4404-8ade-f707dde79fbb","year":2025},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":4,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:24.993295Z"},"links":{"cited_paper":"/paper/2506.23405","citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:ec42d99c8291a04e094c681c36e6646e10b3350479422ffa0a4a604f23bdcc37","observation_id":"089691a3-5ddb-47da-9315-a00db09fd2eb","resolution":{"observed_at":"2026-08-05T21:36:26.158866Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:36:25.127584Z","title":"Timeloop: A systematic approach to DNN accelerator evaluation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":5,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:25.127584Z"},"links":{"citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:cde1af9e400cf1b95cd0c98a74780636c9d8b6fc1f1bbd8ae5e40e6a1cc70a5a","observation_id":"d91127b3-f289-493d-af8e-e55852b8fb28","resolution":{"observed_at":"2026-08-05T21:36:25.127584Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:36:25.239314Z","title":"A-IGZO FETs with High Current and Remarkable Stability for Vertical Channel Transistor(VCT) / 3D DRAM Applications,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:25.239314Z"},"links":{"citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:9a41f83e51303eddfd46e3bfde1e6f532c2af2c7cca67427bd43a3ba178cc8f3","observation_id":"c7ce50ea-adca-467b-bfdf-d3b001847b5e","resolution":{"observed_at":"2026-08-05T21:36:25.239314Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:36:27.057191Z","title":"Integration of 0.75V VDD Oxide-Semiconductor 1T1C Memory with Advanced Logic for An Ultra-Low-Power Low-Latency Cache Solution,","venue":null,"work_id":"ec036ca6-5520-4984-8279-b208822397c8","year":2025},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":7,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:25.334829Z"},"links":{"citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:1b08004c5e0da96d5f1ddefd51d6942c0e6bab9115ba97244fd042119a05fe16","observation_id":"99e2900d-b5fd-47d9-8030-c4632dcf7d21","resolution":{"observed_at":"2026-08-05T21:36:27.102419Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2024.33750","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:36:26.511692Z","title":"AMD Next-Generation “Zen 4","venue":null,"work_id":"3549b6aa-f8fd-456f-878a-8c5207e5cf42","year":2024},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":8,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:25.407922Z"},"links":{"citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:3f25db471b946d186eb3d50dab3608598d44182853e4f7dcb27f634315974baf","observation_id":"c1ae9546-5e4d-4e5b-8d9b-d6b9f42c9ea0","resolution":{"observed_at":"2026-08-05T21:36:26.658354Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:36:25.462008Z","title":"Taming throughput-latency tradeoff in LLM inference with Sarathi‑Serve,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":9,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:25.462008Z"},"links":{"citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:7dd933c049f2c459720df7fc88b6aa520e141ad7b8642b24562bab9d87b0ae68","observation_id":"dabc142d-8cc0-4cbc-9102-09e6060fb135","resolution":{"observed_at":"2026-08-05T21:36:25.462008Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2307.08691","last_updated":"2023-07-17T17:50:36Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2023-07-17T17:50:36Z","title":"FlashAttention-2: Faster Attention with Better Parallelism and Work Partitioning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2307.08691","snapshot_observed_at":"2026-08-05T21:36:25.580836Z","title":"FlashAttention‑2: Faster attention with better parallelism and work partitioning,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":10,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:25.580836Z"},"links":{"cited_paper":"/paper/2307.08691","citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:11e7fb93bfa70585c101a812759d420f28f1b7216a8ef4b55fca7014455ab254","observation_id":"53b1e519-fb93-4279-bff8-0706bb83a058","resolution":{"observed_at":"2026-08-05T21:36:25.580836Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.21783","last_updated":"2024-11-23T23:27:33Z","snapshot_observed_at":"2026-07-06T18:55:11.576666Z","submitted_at":"2024-07-31T17:54:27Z","title":"The Llama 3 Herd of Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.21783","snapshot_observed_at":"2026-08-05T21:36:25.698784Z","title":"The LLaMA 3 herd of models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":11,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:25.698784Z"},"links":{"cited_paper":"/paper/2407.21783","citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:4abd8187fad1551c487fd23a56d2608199cbdc4f5440663abcb9d6bf330d1f46","observation_id":"c5f0cfb0-89f4-4d86-ae1b-1a65cf08a766","resolution":{"observed_at":"2026-08-05T21:36:25.698784Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2303.08774","last_updated":"2024-03-04T06:01:33Z","snapshot_observed_at":"2026-08-07T07:30:12.213965Z","submitted_at":"2023-03-15T17:15:04Z","title":"GPT-4 Technical Report","version":6},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2303.08774","snapshot_observed_at":"2026-08-05T21:36:25.814551Z","title":"GPT‑4 technical report,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":12,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:25.814551Z"},"links":{"cited_paper":"/paper/2303.08774","citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:e97a34f6f03597312cf82b82e18707b3556414c2e708226594d0fee0afba4939","observation_id":"4610b7e7-14a7-40ff-a59a-8da2b5758fe4","resolution":{"observed_at":"2026-08-05T21:36:25.814551Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:36:25.895941Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","version":1},"reference_index":13,"source":"arxiv_source","source_observed_at":"2026-08-05T21:36:25.895941Z"},"links":{"citing_paper":"/paper/2508.08457"},"observation_digest":"sha256:67d1d43b88e6aa67977986b10b3ae441f5343e8169af3932e4d3e79ef2bac6a7","observation_id":"b34dcaa5-f101-49a5-8375-06d237f6b7f2","resolution":{"observed_at":"2026-08-05T21:36:25.895941Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2508.08457","last_updated":"2025-08-11T20:30:31Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-05T21:36:16.256434Z","submitted_at":"2025-08-11T20:30:31Z","title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories"},"reference_resolution":{"displayed":13,"state_counts":{"malformed_identifier":0,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":10,"verified_exact":1,"verified_fuzzy":1},"total_outbound_references":13},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 13 of 13 outbound references and 0 inbound Pith citation observations for arXiv:2508.08457."}