{"as_of":"2026-08-08T01:07:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:88a3f8c684bc0b6d02f27aae7b8ed0f2c77df6a3a53959c2fa81f7c819027acd","coverage":[{"denominator":44,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":44,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T14:49:56.669137Z","state":"measured"},{"denominator":44,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":44,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2508.13162/citation-record","integrity":"/paper/2508.13162/integrity","json":"/paper/2508.13162/citation-record.json","paper":"/paper/2508.13162"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.246059Z","title":"Artificial intelligence (ai) hardware market to exceed usd 84.9 billion by 2031: Skyquest technology,","venue":null,"work_id":"7afb2e39-8eca-49d0-b0f2-3c85ae9d4adf","year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.509045Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:fb85a207cb6ad0d02947c21691ced14decc0f15b9cb73c69c9aed9880b2c8531","observation_id":"810e6ad5-a79f-4964-893f-efcad373e711","resolution":{"observed_at":"2026-08-06T14:49:57.249472Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.237151Z","title":"A survey on collaborative dnn inference for edge intelligence,","venue":null,"work_id":"290f2763-8489-4630-ac35-80c43f092f6f","year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.513618Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:c818c243163b94de9c854d736c5d060d2cd3e817c584f050f81bcd0eb10871e4","observation_id":"2baa0c65-5e00-4b9b-8be6-10cff7f3c759","resolution":{"observed_at":"2026-08-06T14:49:57.240148Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.227221Z","title":"Gemmini: Enabling systematic deep-learning architec- ture evaluation via full-stack integration,","venue":null,"work_id":"ab39a530-390e-4adc-93a3-6b76a4c8196b","year":2021},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.517404Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:db955a51e004e5116a50ab0a677b8d195997971ff6a8f944109edf9e76b7e93d","observation_id":"44a605b3-dba0-4b94-b0d1-e539f4e7b84b","resolution":{"observed_at":"2026-08-06T14:49:57.230594Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.521235Z","title":"Verigen: A large language model for verilog code generation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.521235Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:a2cf824cb44723e0e0199fc423514fb789ea13fd1dd230880f1c849b8f0d4581","observation_id":"415193a2-3c56-4852-b14d-323c3c8497a4","resolution":{"observed_at":"2026-08-06T14:49:56.521235Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.211881Z","title":"Chateda: A large language model powered autonomous agent for eda,","venue":null,"work_id":"f174abf0-7dd2-433e-85fa-26bf50e93bc3","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.526926Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:94032b560348d362d825f393b2472dae79d56b5a5d75368638dd0d589cb34ba3","observation_id":"8211d1d9-4e8c-4c3e-9500-7ab9354835d8","resolution":{"observed_at":"2026-08-06T14:49:57.214875Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.531144Z","title":"Chipgpt: How far are we from natural language hardware design,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.531144Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:ba889b39fcfa27a026ac2fac82d3101f21d9e363e68facd8674b2e5666af9fed","observation_id":"b25cf2fb-743e-4af0-9afd-a81a1489158a","resolution":{"observed_at":"2026-08-06T14:49:56.531144Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.04887","last_updated":"2024-06-04T19:12:48Z","snapshot_observed_at":"2026-08-05T17:48:12.430235Z","submitted_at":"2023-11-08T18:46:39Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.04887","snapshot_observed_at":"2026-08-06T14:49:56.535191Z","title":"Autochip: Automating hdl generation using llm feedback,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.535191Z"},"links":{"cited_paper":"/paper/2311.04887","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:29e161fa5800d347a1c5790ef6a3d72b7fa0b3ac4cf30de6de0a7eebd1049b43","observation_id":"ed0691f0-4c50-4e50-84f9-d6651403214d","resolution":{"observed_at":"2026-08-06T14:49:56.535191Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.539382Z","title":"Gpt4aigchip: Towards next-generation ai accelerator design automation via large language models,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.539382Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:af64c27d28ddc7ce89c62cb090549fbd264eb3d57f9f9170670213e5648648f1","observation_id":"7006730b-fcad-4f88-bcbf-de946724a6a6","resolution":{"observed_at":"2026-08-06T14:49:56.539382Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.196350Z","title":"Sa-ds: A dataset for large language model- driven ai accelerator design generation,","venue":null,"work_id":"ea0b8cd9-d83a-4975-b56c-a35e1776804f","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.543382Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:723111f90e2d3b4f187659c582a86d9483b2d91540b48f7ab60255a550ec3a30","observation_id":"00e805d7-8f4d-4890-9a07-01d21231d523","resolution":{"observed_at":"2026-08-06T14:49:57.199377Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.187475Z","title":"Gpt-4o: Openai’s advanced generative language model,","venue":null,"work_id":"11a297b3-e56f-401b-a4ad-df76204977f5","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.547052Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:475c438feb0f67eee2790198a40398443056cb2b5e54a092740aa6e847e39ef9","observation_id":"75d922fa-794b-48a3-9ab9-1b0293f89a12","resolution":{"observed_at":"2026-08-06T14:49:57.190430Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.178499Z","title":"Claude 3.5 sonnet: Anthropic’s advanced language model,","venue":null,"work_id":"75e6abb8-4d02-455d-b7d5-9fd24d4db309","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.550696Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:77fbe4b8ba966f278603d0f6ea3c046d33cdd659174fabb534c3bfd16b1dddb1","observation_id":"d1654159-1daa-4928-a75c-490f8d2dc437","resolution":{"observed_at":"2026-08-06T14:49:57.181870Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2108.07258","last_updated":"2022-07-12T23:45:14Z","snapshot_observed_at":"2026-08-02T09:20:40.804790Z","submitted_at":"2021-08-16T17:50:08Z","title":"On the Opportunities and Risks of Foundation Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2108.07258","snapshot_observed_at":"2026-08-06T14:49:56.555409Z","title":"On the opportunities and risks of foundation models,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.555409Z"},"links":{"cited_paper":"/paper/2108.07258","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:58b52102f12b13bd7b2240a6252b254cdc4b52fe2933ce3a5c7b8e33d08781bd","observation_id":"c23053e0-607f-479d-ad45-c494a75a74b9","resolution":{"observed_at":"2026-08-06T14:49:56.555409Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-07-06T19:38:57.409491Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-06T14:49:56.560376Z","title":"Llm-aided efficient hardware design automation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.560376Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:bb3fd6e17e37c6658c134bf2f105a518213fd825cc9e28c28c51a98a4c32ae64","observation_id":"189081b5-576b-49bb-8818-901e7df32c96","resolution":{"observed_at":"2026-08-06T14:49:56.560376Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-06T14:49:56.564912Z","title":"The dawn of ai-native eda: Op- portunities and challenges of large circuit models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.564912Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:2c5124f33916771ed8bd83fc15397069188170fbb939ced2c3c3eb43ef529da1","observation_id":"32782312-4ab5-4a82-96d7-0490272870a1","resolution":{"observed_at":"2026-08-06T14:49:56.564912Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.169628Z","title":"Cybercriminals who breached nvidia issue one of the most unusual demands ever,","venue":null,"work_id":"d2b60478-f219-48ea-8509-e014fe069f8a","year":2022},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.568789Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:660ffe1553c31c2e71a4433add0c6a2457e3059044a4faba462ad9b438f827f5","observation_id":"3e9e0d33-4983-4fc3-87d1-e626cb2c7e15","resolution":{"observed_at":"2026-08-06T14:49:57.172546Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.160796Z","title":"Fast and accurate ppa modeling with transfer learning,","venue":null,"work_id":"c832a8ae-00cd-48d7-9312-ce7a7653c567","year":2021},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.572701Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:2bb3a6f5de67e933e7627a3dd8d201b5170c800705701dcbf8f15a10c39d4b79","observation_id":"078d35ab-dded-4138-88b7-88cfd236ea79","resolution":{"observed_at":"2026-08-06T14:49:57.163854Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.576394Z","title":"Federated machine learning: Concept and applications,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.576394Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:0cdd4e2597b2d58252760f7e25adf615478defe79870730f09aa6cdb8dca1ab1","observation_id":"3aa9a20e-4b58-490d-ac8a-b6b69b037724","resolution":{"observed_at":"2026-08-06T14:49:56.576394Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1902.01046","last_updated":"2019-03-22T20:25:57Z","snapshot_observed_at":"2026-07-06T07:30:52.835880Z","submitted_at":"2019-02-04T06:27:41Z","title":"Towards Federated Learning at Scale: System Design","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1902.01046","snapshot_observed_at":"2026-08-06T14:49:56.580378Z","title":"Towards federated learning at scale: Syste m design,","venue":null,"work_id":null,"year":1902},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.580378Z"},"links":{"cited_paper":"/paper/1902.01046","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:9fbc1f40caadfaa58c005eba794d4f271e0d9c91c6ff329e7f7951ea139162ae","observation_id":"e492b9bb-8e4f-4bcf-8bd5-5998d58864b6","resolution":{"observed_at":"2026-08-06T14:49:56.580378Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.584566Z","title":"Communication-efficient learning of deep networks from decentralized data,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.584566Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:13ca73ddf6a6c51f63e6b1f3f8e73b8c5f730feaebfdaace6fbcc228b0b2d135","observation_id":"ceb3df3d-f574-40d5-9422-7632fd43f1dc","resolution":{"observed_at":"2026-08-06T14:49:56.584566Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.11505","last_updated":"2024-05-30T15:46:10Z","snapshot_observed_at":"2026-07-06T17:31:45.847395Z","submitted_at":"2024-02-18T08:32:59Z","title":"Federated Fine-tuning of Large Language Models under Heterogeneous Tasks and Client Resources","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.11505","snapshot_observed_at":"2026-08-06T14:49:56.588435Z","title":"Federated fine-tuning of large language models under heterogeneous language tasks and client resources,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.588435Z"},"links":{"cited_paper":"/paper/2402.11505","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:f2abbc85d9b5b6f1e3eda17891d78d0767a915d863e11dc50357bfd22419eb0d","observation_id":"37add713-bd64-480a-ac98-ad05fa1a5df1","resolution":{"observed_at":"2026-08-06T14:49:56.588435Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.139112Z","title":"Federatedscope-llm: A comprehensive package for fine-tuning large language models in federated learning,","venue":null,"work_id":"08c50257-979a-4633-90cc-c168286a2fef","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.592831Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:e2be49ccfe4bbc5713df78530d20a932513d2801de86cb1d87fbab7e03a604ea","observation_id":"ae620291-51c9-4fc7-a9c0-512b9701e47c","resolution":{"observed_at":"2026-08-06T14:49:57.142509Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.05233","last_updated":"2024-06-07T19:42:05Z","snapshot_observed_at":"2026-08-05T00:20:42.216514Z","submitted_at":"2024-06-07T19:42:05Z","title":"Federated LoRA with Sparse Communication","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.05233","snapshot_observed_at":"2026-08-06T14:49:56.596673Z","title":"Federated lora with sparse communication,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.596673Z"},"links":{"cited_paper":"/paper/2406.05233","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:f77abdd62a7144322e1b2d3a62f5b91456d4529fe103a25882e1e4279c3560ba","observation_id":"f1633f46-e75f-4c18-b791-431c3d32dcaa","resolution":{"observed_at":"2026-08-06T14:49:56.596673Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2010.02075","last_updated":"2020-10-05T15:12:52Z","snapshot_observed_at":"2026-07-06T10:01:35.418341Z","submitted_at":"2020-10-05T15:12:52Z","title":"Learned Hardware/Software Co-Design of Neural Accelerators","version":1},"cited_work":{"arxiv_id":"2010.02075","doi":null,"metadata_source":"pith","pith_arxiv_id":"2010.02075","snapshot_observed_at":"2026-08-06T14:49:56.776182Z","title":"Learned Hardware/Software Co-Design of Neural Accelerators","venue":"cs.LG","work_id":"f39907ff-0944-4b60-9013-f2ea626cc74b","year":2020},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.601189Z"},"links":{"cited_paper":"/paper/2010.02075","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:8d7699da7dcbb99d3a0a4ac58bda09546f0b7a3b1f1ef386baae9d87cb993308","observation_id":"87cb526e-9d16-4257-97e7-224704e1575f","resolution":{"observed_at":"2026-08-06T14:49:56.781160Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2212.10559","last_updated":"2023-05-15T11:45:12Z","snapshot_observed_at":"2026-08-04T19:53:52.631474Z","submitted_at":"2022-12-20T18:58:48Z","title":"Why Can GPT Learn In-Context? Language Models Implicitly Perform Gradient Descent as Meta-Optimizers","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2212.10559","snapshot_observed_at":"2026-08-06T14:49:56.605376Z","title":"Why can gpt learn in-context? language models implicitly perform gradient descent as meta-optimizers,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.605376Z"},"links":{"cited_paper":"/paper/2212.10559","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:592bea821c65c2373b1cec08369d46036a09b3f428440a855cbb1235b93e0589","observation_id":"4416e9c6-7f19-4c47-a553-1d75d4f02152","resolution":{"observed_at":"2026-08-06T14:49:56.605376Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2005.14165","last_updated":"2020-07-22T19:47:17Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2020-05-28T17:29:03Z","title":"Language Models are Few-Shot Learners","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2005.14165","snapshot_observed_at":"2026-08-06T14:49:56.608873Z","title":"Language models are few-shot learners,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.608873Z"},"links":{"cited_paper":"/paper/2005.14165","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:62340818036281c152e0ba930b8913c52f92a5ad0b5525b697c5b231bd54e101","observation_id":"3a87335e-481b-459c-841b-db94903296eb","resolution":{"observed_at":"2026-08-06T14:49:56.608873Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1810.04805","last_updated":"2019-05-24T20:37:26Z","snapshot_observed_at":"2026-07-30T09:12:38.100527Z","submitted_at":"2018-10-11T00:50:01Z","title":"BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1810.04805","snapshot_observed_at":"2026-08-06T14:49:56.612300Z","title":"Bert: Pre-training of deep bidirectional transformers for language understanding,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.612300Z"},"links":{"cited_paper":"/paper/1810.04805","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:1a86c591d97cd0e05b37b88fad030189acba2b13960549371664b8cb425d4c25","observation_id":"abdee3c4-3b95-4761-9d38-653af9527ad6","resolution":{"observed_at":"2026-08-06T14:49:56.612300Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1907.11692","last_updated":"2019-07-26T17:48:29Z","snapshot_observed_at":"2026-07-31T22:31:37.910868Z","submitted_at":"2019-07-26T17:48:29Z","title":"RoBERTa: A Robustly Optimized BERT Pretraining Approach","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1907.11692","snapshot_observed_at":"2026-08-06T14:49:56.615565Z","title":"Roberta: A robustly optimized bert pretraining approach,","venue":null,"work_id":null,"year":1907},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.615565Z"},"links":{"cited_paper":"/paper/1907.11692","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:26fc8bcc8e03bf639a8b45e58d9cea68a26c36665598b346d2b838c8f0cf8612","observation_id":"1713e9da-0cde-4282-af5b-5013a4ae86d4","resolution":{"observed_at":"2026-08-06T14:49:56.615565Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.622444Z","title":"Qlora: Efficient finetuning of quantized llms,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.622444Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:b1e090eba7c7735615b901de0cd620331821e18d4907f3b66f315e502816decb","observation_id":"fa060d0d-77f3-41ca-88e1-9aa76edda469","resolution":{"observed_at":"2026-08-06T14:49:56.622444Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2205.01068","last_updated":"2022-06-21T17:04:40Z","snapshot_observed_at":"2026-08-06T03:13:37.403059Z","submitted_at":"2022-05-02T17:49:50Z","title":"OPT: Open Pre-trained Transformer Language Models","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2205.01068","snapshot_observed_at":"2026-08-06T14:49:56.625257Z","title":"Opt: Open pre-trained transformer language models,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.625257Z"},"links":{"cited_paper":"/paper/2205.01068","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:02aaeda0df254782bf905aed481d0b7564bea7d03f177ada0def758cfa4e9dfd","observation_id":"d1480d08-4cbc-4591-a4d2-e24406f002e9","resolution":{"observed_at":"2026-08-06T14:49:56.625257Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.124161Z","title":"Motivation for and evaluation of the first tensor processing unit,","venue":null,"work_id":"c1c57510-4c1f-47e4-8e7a-5f1331138769","year":2018},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.628299Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:9b47ccedbe3b2149bbaf055b0f5ae1d44043fdf9e9fce94452e15e907df09123","observation_id":"3c8d3ed1-e494-4a52-b3ec-436fa3aa9f6b","resolution":{"observed_at":"2026-08-06T14:49:57.127502Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.114694Z","title":"Aptpu: Approximate computing based tensor processing unit,","venue":null,"work_id":"f43dd12b-5fde-4bc6-9ae8-ed4b6a8d25e7","year":2022},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.631046Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:b7cb343f7877e7e4c31b207351815cf8f505ff7da0772c53db988aeb836a03b4","observation_id":"6bf3cb58-74ba-415a-be74-f6d91caabeff","resolution":{"observed_at":"2026-08-06T14:49:57.117945Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.105040Z","title":"[Online]","venue":null,"work_id":"7bc29a94-ba96-4bd1-981b-df57190d1cb1","year":2018},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.633950Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:36746664090371a20f7191adf1fe6a895129689d799b376c05f7067ef083041b","observation_id":"a18ef02b-31a3-4617-8e40-abc93ab1cdd7","resolution":{"observed_at":"2026-08-06T14:49:57.108422Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.637065Z","title":"Least squares quantization in pcm,","venue":null,"work_id":null,"year":1982},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.637065Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:6cb04c2d72d6c9bde244365e0221894ecde74f9e726624e6efbc94dad70f0000","observation_id":"42a8be15-3e7f-4f18-8879-5be522c85e08","resolution":{"observed_at":"2026-08-06T14:49:56.637065Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.640174Z","title":"Estimating a dirichlet distribution,","venue":null,"work_id":null,"year":2000},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.640174Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:39b3d3d99f1e8d3fa5e0c600aa3db3732534e807b3bdfdb73c6e73ce432585c2","observation_id":"18463582-e969-4e39-9ec8-9724786f2452","resolution":{"observed_at":"2026-08-06T14:49:56.640174Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.642977Z","title":"On information and sufficiency,","venue":null,"work_id":null,"year":1951},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.642977Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:45501c2ec3ab54f0726835950b7ab51f5f095ada470eb3c15de260118cff924a","observation_id":"4c363f89-b13c-491d-a897-5b4181faecb2","resolution":{"observed_at":"2026-08-06T14:49:56.642977Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.646339Z","title":"The three sigma rule,","venue":null,"work_id":null,"year":1994},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.646339Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:4ef9ea6a80a59fac6a83157c046ae1528d3fb8ec73d330a6615e1fb4c86e4e6b","observation_id":"83b74d67-fa0c-43e2-aeb6-a5677e4f5c90","resolution":{"observed_at":"2026-08-06T14:49:56.646339Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.06954","last_updated":"2024-02-10T13:50:11Z","snapshot_observed_at":"2026-07-06T17:28:23.089590Z","submitted_at":"2024-02-10T13:50:11Z","title":"OpenFedLLM: Training Large Language Models on Decentralized Private Data via Federated Learning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.06954","snapshot_observed_at":"2026-08-06T14:49:56.649208Z","title":"Openfedllm: Training large language models on decentralized private data via federated learning,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.649208Z"},"links":{"cited_paper":"/paper/2402.06954","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:fafe0592dac8f28d23027a3a95c5be7f2b7e4594558ba3e634b23a284c38a8b4","observation_id":"d0eb8d7b-9668-41ee-84cb-05f86450ea99","resolution":{"observed_at":"2026-08-06T14:49:56.649208Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.652069Z","title":"Lora: Low-rank adaptation of large language models,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.652069Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:967e51ef5b276b2139de979b60230a563ae6d6c9407e163d5208a80a9e9f511b","observation_id":"3d3b5445-5b0f-4c15-996f-df9fc8e891be","resolution":{"observed_at":"2026-08-06T14:49:56.652069Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.657962Z","title":"Decoupled weight decay regularization,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.657962Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:558888c1c35796db2a157c5d84ce2850399ee6beb6dd506d9ef81f72d9516430","observation_id":"0c051ba0-70db-423a-8321-3dc27b748a65","resolution":{"observed_at":"2026-08-06T14:49:56.657962Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.943414Z","title":"Stanford alpaca: An instruction-following llama model,","venue":null,"work_id":"7460c2cc-732f-44a3-a5bc-233118206ab7","year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.663875Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:bddf2b8219885673baadd3fbbb69bd4e96c9b636ae2a133a6068be28157bedc7","observation_id":"824d7445-16d9-498c-8f70-92a98065b2ea","resolution":{"observed_at":"2026-08-06T14:49:56.946414Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.933471Z","title":"Gpt-o1: Specialized generative pre-trained transformer for do- main applications,","venue":null,"work_id":"41d987c0-24e2-4b38-97fb-afe78cf85134","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.666425Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:e6839e18bc94b578ec70dd9a75aca457a77e53f101f2cff6262517ab9f72fecb","observation_id":"48ef78b4-b8e7-4002-8d45-0254ff5923f1","resolution":{"observed_at":"2026-08-06T14:49:56.936973Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.922047Z","title":"Gemini advanced: High-performance large language model,","venue":null,"work_id":"def8eb96-04a8-4f30-9bca-342ff7f9efd8","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.669137Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:a3fa1329602b82d5210b3b6ddd1b24407d1c6f2799cc19500fd572276e2df112","observation_id":"2cdedbc0-cdc5-4489-83d6-0c1849dc623e","resolution":{"observed_at":"2026-08-06T14:49:56.925105Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1711.05101","last_updated":"2019-01-04T21:01:49Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2017-11-14T14:24:06Z","title":"Decoupled Weight Decay Regularization","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1711.05101","snapshot_observed_at":"2026-08-06T14:49:56.660802Z","title":"Available: https://arxiv.org/abs/1711.05101","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.660802Z"},"links":{"cited_paper":"/paper/1711.05101","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:8d543906b12df806e6da46bc9c50d73f46f5015bf1e1778ef4a2b4ec675beea3","observation_id":"742e0e60-3d42-42a2-b10e-e1ddfbcb2e43","resolution":{"observed_at":"2026-08-06T14:49:56.660802Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2106.09685","last_updated":"2021-10-16T18:40:34Z","snapshot_observed_at":"2026-08-07T07:43:16.294957Z","submitted_at":"2021-06-17T17:37:18Z","title":"LoRA: Low-Rank Adaptation of Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2106.09685","snapshot_observed_at":"2026-08-06T14:49:56.655047Z","title":"Available: https://arxiv.org/abs/2106.09685","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":2021,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.655047Z"},"links":{"cited_paper":"/paper/2106.09685","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:943cad9e9c9b09719d30e4dd6f705138fc24e6d02977a75997b461c2766a0812","observation_id":"5f15fde8-0d39-4f9b-b2f0-50daca48a203","resolution":{"observed_at":"2026-08-06T14:49:56.655047Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design"},"reference_resolution":{"displayed":44,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":27,"verified_exact":1,"verified_fuzzy":16},"total_outbound_references":44},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 44 of 44 outbound references and 0 inbound Pith citation observations for arXiv:2508.13162."}