{"as_of":"2026-08-09T03:58:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:164cd80caf20d36b45af098967dfbdfd4b96b985c8b7005b598bf2044c25737c","coverage":[{"denominator":9,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":9,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T22:36:53.096106Z","state":"measured"},{"denominator":9,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":9,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2508.13172/citation-record","integrity":"/paper/2508.13172/integrity","json":"/paper/2508.13172/citation-record.json","paper":"/paper/2508.13172"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T22:36:53.205426Z","title":null,"venue":null,"work_id":"f6a72429-4d2d-419b-a556-a0881c399efb","year":2010},"citing_paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","version":1},"reference_index":1,"source":"arxiv_source","source_observed_at":"2026-08-05T22:36:52.681579Z"},"links":{"citing_paper":"/paper/2508.13172"},"observation_digest":"sha256:7a1af9a6816ecc9f8216b0d117f4b564a8860876192d4264cda0232d675d7b9e","observation_id":"164bef8d-acd7-4bb2-8dd2-795b6851a56f","resolution":{"observed_at":"2026-08-05T22:36:53.208117Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T22:36:53.196090Z","title":"Hakhamaneshi, N","venue":null,"work_id":"515c79bb-8cab-4991-a46e-0fa7fa8a5ce0","year":2067},"citing_paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","version":1},"reference_index":2,"source":"arxiv_source","source_observed_at":"2026-08-05T22:36:52.772252Z"},"links":{"citing_paper":"/paper/2508.13172"},"observation_digest":"sha256:36da8b7e0a583df5a0a03359737ce90dbb2df05ac5eb310521a3e770e0ad287d","observation_id":"430883ac-c489-4a6e-8158-11592271538d","resolution":{"observed_at":"2026-08-05T22:36:53.199165Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T22:36:53.187240Z","title":"Silveira, D","venue":null,"work_id":"0acde51b-8792-4112-8b19-0e56c0a6d7e1","year":1996},"citing_paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","version":1},"reference_index":3,"source":"arxiv_source","source_observed_at":"2026-08-05T22:36:52.842391Z"},"links":{"citing_paper":"/paper/2508.13172"},"observation_digest":"sha256:cc7887addc8a37d363d1afab185303827bfb9a375353faca195f166eedc2878a","observation_id":"528a6743-ae30-4260-a269-32cd83b4dcc5","resolution":{"observed_at":"2026-08-05T22:36:53.190064Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2312.11824","last_updated":"2023-12-19T03:30:39Z","snapshot_observed_at":"2026-07-06T17:05:02.853583Z","submitted_at":"2023-12-19T03:30:39Z","title":"Estimates of Bergman Kernels and Bergman metric on compact Picard surfaces","version":1},"cited_work":{"arxiv_id":"2312.11824","doi":null,"metadata_source":"pith","pith_arxiv_id":"2312.11824","snapshot_observed_at":"2026-08-05T22:36:53.145040Z","title":"Estimates of Bergman Kernels and Bergman metric on compact Picard surfaces","venue":"math.CV","work_id":"eb29a3b6-4c09-41ba-887b-e157a1ed5a6a","year":2023},"citing_paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","version":1},"reference_index":4,"source":"arxiv_source","source_observed_at":"2026-08-05T22:36:52.912600Z"},"links":{"cited_paper":"/paper/2312.11824","citing_paper":"/paper/2508.13172"},"observation_digest":"sha256:16a12a04f5db147cddace757293e7770979211bc372dc88db7f283183fd5889f","observation_id":"e384528b-526e-4106-a6b9-1d7a325f4168","resolution":{"observed_at":"2026-08-05T22:36:53.151348Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-08-05T22:36:52.984737Z","title":"Xu et al., ``Analogcoder: Analog circuit design via training-free code generation,'' arXiv preprint arXiv:2405.14918, 2024","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","version":1},"reference_index":5,"source":"arxiv_source","source_observed_at":"2026-08-05T22:36:52.984737Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2508.13172"},"observation_digest":"sha256:51cd3269088edea68da00360117b6d473a67405fe3bdea8ca26147525e2a97c3","observation_id":"5e1600e6-534a-423e-aab4-7fc3754cf72f","resolution":{"observed_at":"2026-08-05T22:36:52.984737Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2406.18770","last_updated":"2025-04-03T17:40:58Z","snapshot_observed_at":"2026-07-06T18:37:39.282367Z","submitted_at":"2024-06-26T21:42:50Z","title":"ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.18770","snapshot_observed_at":"2026-08-05T22:36:53.054573Z","title":"Yin et al., ``Ado-llm: Analog design bayesian optimization with in-context learning of large language models,'' arXiv preprint arXiv:2406.18770, 2024","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","version":1},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-05T22:36:53.054573Z"},"links":{"cited_paper":"/paper/2406.18770","citing_paper":"/paper/2508.13172"},"observation_digest":"sha256:700bdcde3921591729086d78737d4558b8619ac5fe07d17a95ceb95695092250","observation_id":"d27bd3ff-95ff-4c89-adaa-2b89e480e302","resolution":{"observed_at":"2026-08-05T22:36:53.054573Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T22:36:53.177952Z","title":"Wei et al., ``Chain-of-thought prompting elicits reasoning in large language models,'' in Advances in neural information processing systems, vol","venue":null,"work_id":"6e24dfb4-7fe0-4ff6-88bb-1b37ff779465","year":2022},"citing_paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","version":1},"reference_index":7,"source":"arxiv_source","source_observed_at":"2026-08-05T22:36:53.090097Z"},"links":{"citing_paper":"/paper/2508.13172"},"observation_digest":"sha256:cd13deb49c92033c68ddb1170ba44bfbf9fdcb375b3b1419dc27105c73785e90","observation_id":"724bd703-0b16-4584-ae22-0c6c4833c0f1","resolution":{"observed_at":"2026-08-05T22:36:53.181060Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T22:36:53.168425Z","title":null,"venue":null,"work_id":"e1413dbe-0ccb-46d2-8645-dc78d3915ce1","year":2017},"citing_paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","version":1},"reference_index":8,"source":"arxiv_source","source_observed_at":"2026-08-05T22:36:53.093249Z"},"links":{"citing_paper":"/paper/2508.13172"},"observation_digest":"sha256:40c19b5479414cf17c8fd39aac814aa36ba420b4e0ba15d2701a7f690c074d1e","observation_id":"2d670a82-454e-4779-b761-a05c3a3b470a","resolution":{"observed_at":"2026-08-05T22:36:53.171443Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T22:36:53.158619Z","title":"! ) eA( tj^ P 2 V:5 e B(C B n Dh+W2 !! 7 ex","venue":null,"work_id":"85b3274d-3559-43f2-9acb-5ed088de4541","year":null},"citing_paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","version":1},"reference_index":9,"source":"arxiv_source","source_observed_at":"2026-08-05T22:36:53.096106Z"},"links":{"citing_paper":"/paper/2508.13172"},"observation_digest":"sha256:89cb71b1100fc072bb5f5c5d2cce14a203554a53d51104ac1bdf015394e29eb7","observation_id":"64a5149d-c27c-4abe-9aa8-bf6015da70c7","resolution":{"observed_at":"2026-08-05T22:36:53.161602Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design"},"reference_resolution":{"displayed":9,"state_counts":{"malformed_identifier":0,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":4,"verified_exact":0,"verified_fuzzy":4},"total_outbound_references":9},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 9 of 9 outbound references and 0 inbound Pith citation observations for arXiv:2508.13172."}