{"as_of":"2026-08-21T12:50:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a765d411f9f0bc21eb9767e17bc4c6b7495151299c01c99d6955fcb268f62784","coverage":[{"denominator":39,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":39,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T17:26:20.222315Z","state":"measured"},{"denominator":39,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":39,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-21T06:32:19.484+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2508.13298/citation-record","integrity":"/paper/2508.13298/integrity","json":"/paper/2508.13298/citation-record.json","paper":"/paper/2508.13298"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.704195Z","title":"Challenges6(1), 117–157 (2015) https://doi.org/10.3390/ 18 challe6010117","venue":null,"work_id":"eb3221d7-5e2f-43d2-88dd-96e28da6744d","year":2015},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.095755Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:e6d1a8cc11c4f524d54e6c4d6e8375356e304a16a469b8a24a7418caf7d0f59f","observation_id":"cf46e4f3-0c47-4ecd-a427-2ac337d98018","resolution":{"observed_at":"2026-08-15T17:26:21.707573Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.100122Z","title":"SIGPLAN Not","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.100122Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:d8248c2ee909e4386eed1b2e8dc239dc4445d5425387f67c24134af2eaefe982","observation_id":"a5721533-010d-40a8-990f-50dd9bca8745","resolution":{"observed_at":"2026-08-15T17:26:20.100122Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.14428","last_updated":"2024-01-24T11:40:17Z","snapshot_observed_at":"2026-08-17T16:19:14.225912Z","submitted_at":"2024-01-24T11:40:17Z","title":"The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.14428","snapshot_observed_at":"2026-08-15T17:26:20.104043Z","title":"ArXiv abs/2401.14428 (2024)","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.104043Z"},"links":{"cited_paper":"/paper/2401.14428","citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:a3b3fdf428cf7314e98668d1fa2aceb5902906646507c307998c2c1f302e0d89","observation_id":"172f6331-12e7-432f-bbd5-3064c5d271ed","resolution":{"observed_at":"2026-08-15T17:26:20.104043Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.107939Z","title":"Nature 615(7954), 823–829 (2023) https://doi.org/10.1038/s41586-023-05759-5","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.107939Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:a3a77e5673b8c5926d53ccb2b6bc4d20a487329cbc49fc57eb9e0d329dac504d","observation_id":"b5b52b14-f07e-4960-b15d-97596966a688","resolution":{"observed_at":"2026-08-15T17:26:20.107939Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.111564Z","title":"In: 2024 International Conference on Neuromorphic Systems (ICONS), pp","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.111564Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:62771d7f4179374caf251fb015de675543ffc3d4480112a9e8414b74b8572ea1","observation_id":"0de1e032-b2c5-4370-aa3c-096bb5eb914d","resolution":{"observed_at":"2026-08-15T17:26:20.111564Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1002/admt.202400585","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T11:08:47.750906Z","title":"Advanced Materials Technolo- gies 10(4), 2400585 (2025) https://doi.org/10.1002/admt.202400585 https://advanced.onlinelibrary.wiley.com/doi/pdf/10.1002/admt.202400585","venue":"Advanced Materials Technologies","work_id":"8d775732-290c-4cac-9b81-ad98ec09264f","year":2025},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.115718Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:fe34591c0fae402ee03aa4d54c2a6a9ce03513f314e14a99e591b1d4b663ce5a","observation_id":"e6dc626f-b6cb-49b0-aaab-e09029fcda08","resolution":{"observed_at":"2026-08-15T17:26:20.326693Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1021/acs.chemrev.4c00845","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.312739Z","title":"Chemical Reviews (2025) https://doi.org/10.1021/acs.chemrev.4c00845","venue":null,"work_id":"5d011506-5390-4ed8-9b0d-0a1f85017ff9","year":2025},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.119387Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:f68fd0fe5f186f249e865f02d5d65aeaa85f7a359b749827cf23f6e73adc2532","observation_id":"3c08a962-9ede-45f0-8986-aec1957f982b","resolution":{"observed_at":"2026-08-15T17:26:20.315988Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.122490Z","title":"In: 2022 12th International Conference on Electrical and Computer Engineering (ICECE), pp","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.122490Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:0fa70ebf9b82e63342869f2751e8e94c62b44ed8784ea483461acdee223b4dd0","observation_id":"c0eb79d0-dc20-4b6a-9f41-ef704bf4067f","resolution":{"observed_at":"2026-08-15T17:26:20.122490Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.125673Z","title":"In: Proceedings of the 59th ACM/IEEE Design Automa- tion Conference","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.125673Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:8e1836be7bdbfcc5b85fb3af8c69651cebe3993a8a759c22cff715faf662b768","observation_id":"710e47c5-1368-47f7-bcad-68cd98567a77","resolution":{"observed_at":"2026-08-15T17:26:20.125673Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"8691.2020","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.376543Z","title":"In: 2020 IEEE 38th VLSI Test Symposium (VTS), pp","venue":null,"work_id":"77559071-7dee-4e95-aa5c-4b34f7cc7e34","year":2020},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.128659Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:b070b7042d2e50e204998dd953f1c2f55916ea775f1ce410b1d639f4bb4c73fa","observation_id":"416c308c-46d4-4d52-a61b-d8e0ee2e4e20","resolution":{"observed_at":"2026-08-15T17:26:21.381984Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3386360","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.302917Z","title":"ACM Trans","venue":null,"work_id":"7a2aa66f-b09d-4ce5-b14a-634e7a4c1c59","year":2020},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.131857Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:be2efbe6eb9f92f3b1c278aa13db05fddcb4a021dd9dc046aaab9600db6aee10","observation_id":"e81d838a-0f9a-490b-b288-c13cceca1635","resolution":{"observed_at":"2026-08-15T17:26:20.306335Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"1970.22293","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.247342Z","title":"IEEE Transactions on Computers C-19(5), 398–402 (1970) https://doi.org/10.1109/ T-C.1970.222937","venue":null,"work_id":"b5d060b7-5479-416b-a024-bfbe0055b66b","year":1970},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.138321Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:50d7748dc839b338e6e38b748589f0ff3fa2eb2ff824de6472b515df118b9ef9","observation_id":"7aa58130-a645-4b9b-baa9-e67612edfd72","resolution":{"observed_at":"2026-08-15T17:26:21.252539Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.141245Z","title":"1–3 (2021)","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.141245Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:3083aa30f81cdb8a82222732e400abcb1ecf4dcdc64254ce5fc242c7ac9fab03","observation_id":"fbffe91c-c1d5-45f2-bd2d-f1e7e60c363f","resolution":{"observed_at":"2026-08-15T17:26:20.141245Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.144274Z","title":"In: 2024 IEEE European Test Symposium (ETS), pp","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.144274Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:a6014cc68c98bfa405dab7cec2fc1f7f9a1a6b787fd059b3fd4330771635ce60","observation_id":"c07e00a7-7861-44d4-9493-0d78ef6de7c1","resolution":{"observed_at":"2026-08-15T17:26:20.144274Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"0994.2024","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.308942Z","title":"In: 2024 IEEE 30th International Symposium on On-Line Testing and Robust Sys- tem Design (IOLTS), pp","venue":null,"work_id":"33dae161-2e01-45a0-adaa-4e95a9921330","year":2024},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.147278Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:abade566d139d7e5e8d7afc489eae0ba3a04d27a6cd6af2fef3d888a19edeae6","observation_id":"a9567a8b-b896-40a3-9902-5df5d2a81e79","resolution":{"observed_at":"2026-08-15T17:26:21.313934Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.151001Z","title":"In: 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.151001Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:856dfbc7da75be2dbcb033e664339a16e033624bfc70ab73c7425e734281e42d","observation_id":"163c8cf3-7e60-4e58-8bf3-054d21a2ccbe","resolution":{"observed_at":"2026-08-15T17:26:20.151001Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/micro.2010.46","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.286604Z","title":"In: 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, pp","venue":null,"work_id":"6d6059c1-4c94-439c-9801-171eee05b1d2","year":2010},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.154169Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:6aa7e269d5822674704e19f1a763046abd753e3659d78782baaffd01b871c167","observation_id":"a708de90-d6a4-4d72-a3a9-48561b7f1820","resolution":{"observed_at":"2026-08-15T17:26:20.291185Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.157128Z","title":"In: 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), pp","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.157128Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:f280b414b4d35d25b123a82255a691969142c8379c795b80ee4dfd07820edfa6","observation_id":"c608f85c-6aa6-46ef-933f-506c81b3aae7","resolution":{"observed_at":"2026-08-15T17:26:20.157128Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.694653Z","title":"In: 2019 56th ACM/IEEE Design Automation Conference (DAC), pp","venue":null,"work_id":"2c2caeff-652b-4380-99ee-a4147461aca9","year":2019},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.159869Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:272a732a9bf22d63602569f13e9a31cd2b70e12db82558171801429935d98e9e","observation_id":"72a46afe-fdfd-408e-b479-6af00b430c10","resolution":{"observed_at":"2026-08-15T17:26:21.698049Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2021.95862","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.000827Z","title":"In: 2021 58th ACM/IEEE Design Automation Conference (DAC), pp","venue":null,"work_id":"a3bdeacb-313c-435a-a8fb-427365715b64","year":2021},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.162936Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:1bc58cd18a19606e51f9c2881f92be5943e7f3c8ca89cb53590f81921afab3ba","observation_id":"9e3b0eea-9959-4545-a9d3-1ac18478ad2d","resolution":{"observed_at":"2026-08-15T17:26:21.005603Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.166028Z","title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems43(2), 573–585 (2024) https://doi.org/10.1109/ TCAD.2023.3313089","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.166028Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:4c477a2c42c34ec700c80c7e6415a2a3b36c90a8fc49a15642864f39a6713dce","observation_id":"2025047c-31aa-4f75-9f0a-564bc68ed53d","resolution":{"observed_at":"2026-08-15T17:26:20.166028Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.169003Z","title":"IEEE Transactions on Electron Devices 66(1), 793–801 (2019) https://doi.org/10.1109/TED.2018.2882779","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.169003Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:a80eca751754e5e683026807f71b1ddf4567a5c8e0cee81fe9367366ea1a972d","observation_id":"7c5fa5c3-6a9f-4e7f-b840-3efac7ba3b6f","resolution":{"observed_at":"2026-08-15T17:26:20.169003Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.172228Z","title":"Proceedings of the National Academy of Sciences 116(10), 4123–4128 (2019) https://doi.org/10.1073/pnas.1815682116 https://www.pnas.org/doi/pdf/10.1073/pnas.1815682116","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.172228Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:bf57ffcc1804a95b1074a2512185a5b770b3e670f9d63ab113d5e54b6281e559","observation_id":"14f48c5d-90c6-4f9b-a07a-dd4b72ae194d","resolution":{"observed_at":"2026-08-15T17:26:20.172228Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1038/s41467-019-13103-7","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.271844Z","title":"Nature Communications 10(1) (2019) https://doi.org/ 10.1038/s41467-019-13103-7","venue":null,"work_id":"83a0b474-fc76-4329-ad2b-33273ef1c617","year":2019},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.175218Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:e51c2eb1f7f640182a8b042ce563bfe48c0f4750708b203cd524e0675761d555","observation_id":"aa083665-7aab-4055-a4d8-0e9aa7251c78","resolution":{"observed_at":"2026-08-15T17:26:20.275187Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2015.74097","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.791166Z","title":"In: 2015 IEEE International Electron Devices Meeting (IEDM), pp","venue":null,"work_id":"bbc75131-5c74-4426-aca1-8e2d851cb2dd","year":2015},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.178206Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:1f4b12f88a886c82c81967c944d64aa3214e5a434eb22c0a3b56e78ecc6fd6aa","observation_id":"f3a0829a-cee4-439e-8c17-2a4b166d2394","resolution":{"observed_at":"2026-08-15T17:26:20.796269Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.181114Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.181114Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:f7c1bbf12be7b8541125469ded2d443f2b976115782c121ffaa6a68af933b24b","observation_id":"7f33a3a4-8f5c-4ed7-ad29-9d199071ff55","resolution":{"observed_at":"2026-08-15T17:26:20.181114Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.184100Z","title":"Multimedia Tools and Applications (2024) https://doi.org/10.1007/s11042-024-20016-1","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.184100Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:8f74f2faf710b5ea168bdeefbdd56fa0441fce7f9a0799f5c86625958927bf68","observation_id":"ee23dbf7-fe09-4f40-88bc-bbf5a67b7aae","resolution":{"observed_at":"2026-08-15T17:26:20.184100Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2016.25828","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.653585Z","title":"IEEE Electron Device Letters 37(8), 994–997 (2016) https://doi.org/10.1109/LED.2016.2582859","venue":null,"work_id":"c2bbee70-3134-42fc-99a2-70a6b5b2a97e","year":2016},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.187322Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:e7c16dad51b90b10f455820d6d24921b8beab89f8ee1d634c37d333a6f4cba08","observation_id":"b7024c8a-4c81-4a62-93ef-cebb6181abf5","resolution":{"observed_at":"2026-08-15T17:26:20.658230Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2018.85106","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.573303Z","title":"In: 2018 IEEE Symposium on VLSI Technology, pp","venue":null,"work_id":"624997b0-0ac7-41e7-9445-a5cf472b23e4","year":2018},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.191402Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:3d6a859381b349ba0ebb8bc9f683db33bb7292d84bcad5411c5f0c2f7fb3587a","observation_id":"0cc84f9b-a9ef-4b87-82fc-8c22e2df3df5","resolution":{"observed_at":"2026-08-15T17:26:20.580675Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1038/s41563-017-0001-5","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.255142Z","title":"Nature materials17(4), 335–340 (2018) https://doi.org/10.1038/s41563-017-0001-5","venue":null,"work_id":"c66e8922-b46d-4075-9fdc-77f5c16984d7","year":2018},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.194512Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:0ff0cec15a456a4b009988faeaf6c094c9e3f432f0bbc22f0a92f9fe6018836f","observation_id":"b3a5f502-848a-4309-9a81-35f81624e45e","resolution":{"observed_at":"2026-08-15T17:26:20.259606Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.197712Z","title":"In: 2017 IEEE International Electron Devices Meeting (IEDM), pp","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.197712Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:2b748f2e12dca1ef5bc48a69c490dbb57ff7863592cfaf135e3290881e974219","observation_id":"17e85aa1-e914-4460-bad1-715d76dc5ec5","resolution":{"observed_at":"2026-08-15T17:26:20.197712Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.200639Z","title":"IEEE Micro39(6), 54–63 (2019) https://doi.org/10.1109/MM.2019.2943047","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.200639Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:e4cd4e427a7ed78fce6d5b5748412c94cd24ab57d65ef49014b1e156ad529595","observation_id":"04d3fb5b-02da-4015-855e-f9a939dfb324","resolution":{"observed_at":"2026-08-15T17:26:20.200639Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.203449Z","title":"Nano Letters 10(4), 1297–1301 (2010) https://doi.org/10.1021/nl904092h https://doi.org/10.1021/nl904092h","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.203449Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:37f5b63958a6e68b94092153e8fa3726ef533f08e4350453849501576ef1348d","observation_id":"f62b7475-f6f5-4660-9efa-be3f89d91949","resolution":{"observed_at":"2026-08-15T17:26:20.203449Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.684753Z","title":"Journal of Open Source Software4(35), 1244 (2019) https://doi.org/10.21105/ joss.01244","venue":null,"work_id":"52bdb3eb-d827-41fa-9aa5-ef6b07d86e2e","year":2019},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.206547Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:7328721cf868dcfddbe3656daf18a2fe337e469c8990daad7dd6f9cdd3c8289f","observation_id":"9699e97d-1601-4fba-a515-52086051e78b","resolution":{"observed_at":"2026-08-15T17:26:21.688443Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.675502Z","title":"In: Recent 22 Advances in Parallel Virtual Machine and Message Passing Interface: 11th Euro- pean PVM/MPI Users’ Group Meeting Budapest, Hungary, September 19-22,","venue":null,"work_id":"52e5d240-434a-47fc-b631-1b8851dbe180","year":null},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.209637Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:9d925be4b9f049a14d84899519958265c28eda60914d4671bbd9b2f51b1afea6","observation_id":"4fa88811-7d59-47ec-85ed-73a2f96ba6bf","resolution":{"observed_at":"2026-08-15T17:26:21.678917Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.655823Z","title":"Computing in Science & Engineering23(4), 47–54 (2021)","venue":null,"work_id":"6c7584ca-b213-452d-9243-df17e8e0fe79","year":2021},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.216209Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:e58282d74d5a571ac776651fec384c6258ff43efa1fb15a36d0e178e87b10b0d","observation_id":"40b73b8a-3b03-4464-9da7-16f4e2830f67","resolution":{"observed_at":"2026-08-15T17:26:21.659315Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.646249Z","title":"Connexions4, 1–25 (2013)","venue":null,"work_id":"7d8775e5-8a5f-4c3a-9308-3e3120fd37e6","year":2013},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.219366Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:f7ddaca06df345bf8a4ce8f8a26338e6d59069492f8ac34e9b0ce66ad8ee7371","observation_id":"c9ce5139-4400-4536-9ee8-c3ac652e822c","resolution":{"observed_at":"2026-08-15T17:26:21.649644Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:20.222315Z","title":"In: Proceedings of the International Conference on Neuromorphic Systems","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.222315Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:1fbae20b31c7fbffcaba83e8266487bcf5aa2fb258ebc096b2c07a173cf4e27b","observation_id":"66ba7230-2c84-42bc-9f01-5eab14670e0b","resolution":{"observed_at":"2026-08-15T17:26:20.222315Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T17:26:21.666020Z","title":"97–104 (2004)","venue":null,"work_id":"1c53166b-fd89-4979-bb30-c949c6e6b3d1","year":2004},"citing_paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction","version":2},"reference_index":2004,"source":"pdf_text","source_observed_at":"2026-08-15T17:26:20.213143Z"},"links":{"citing_paper":"/paper/2508.13298"},"observation_digest":"sha256:cc6178974e322081c8ea44a0f5ff5393e5ffa048a5d34cca68eda376df3b8b5e","observation_id":"47bf5ba1-5bfe-4ff2-8a47-e09835a5e336","resolution":{"observed_at":"2026-08-15T17:26:21.669257Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2508.13298","last_updated":"2025-08-26T18:07:24Z","latest_version":2,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-20T06:39:38.191342Z","submitted_at":"2025-08-18T18:29:05Z","title":"Harnessing the Full Potential of RRAMs through Scalable and Distributed In-Memory Computing with Integrated Error Correction"},"reference_resolution":{"displayed":39,"state_counts":{"malformed_identifier":5,"metadata_mismatch":4,"parse_uncertain":0,"unresolved":17,"verified_exact":8,"verified_fuzzy":5},"total_outbound_references":39},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 39 of 39 outbound references and 0 inbound Pith citation observations for arXiv:2508.13298."}