{"as_of":"2026-08-09T13:45:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:4fa906466fb6ba367398393514e9cb64ac492246b0ebaf85c5ba4f2675eb09fd","coverage":[{"denominator":37,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":37,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T16:28:25.425437Z","state":"measured"},{"denominator":39,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":39,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T15:14:11.345252Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-13T21:38:18.790309Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"cited_work":{"arxiv_id":"2508.18462","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2508.18462","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"069b84ad-0c08-4f98-bc08-afaedb8172ee","year":2025},"citing_paper":{"arxiv_id":"2604.01799","last_updated":"2026-04-17T04:26:54Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2026-04-02T09:13:52Z","title":"TestDecision: Sequential Test Suite Generation via Greedy Optimization and Reinforcement Learning","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-05-13T21:36:14.478007Z"},"links":{"cited_paper":"/paper/2508.18462","citing_paper":"/paper/2604.01799"},"observation_digest":"sha256:49c7458083d7ea303fdb681ea950d642ca81e6d893c6faef8185f25f9464f2c5","observation_id":"4d427995-b5cf-431d-a3f8-f2b2b38207dc","resolution":{"observed_at":"2026-05-13T21:38:18.791535Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2508.18462","snapshot_observed_at":"2026-08-01T15:14:11.345252Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-08T13:47:14.011877Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:11.345252Z"},"links":{"cited_paper":"/paper/2508.18462","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:0cd796c1f89fcf49fcbaf1fbf6157e0b885bd480c6b72508eaf8bf08f0993e77","observation_id":"174ff88f-b81f-44d3-ae42-5af09ba88d10","resolution":{"observed_at":"2026-08-01T15:14:11.345252Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2508.18462/citation-record","integrity":"/paper/2508.18462/integrity","json":"/paper/2508.18462/citation-record.json","paper":"/paper/2508.18462"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:29.307628Z","title":null,"venue":null,"work_id":"696ccfcc-0b8a-48b3-89e8-04451c8d57e7","year":null},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":1,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:21.968735Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:9a3100cbcaf37066587a7fa41bf7fcfebdd6596c5c184efb633dcfded59183d5","observation_id":"b0b1dd94-2e62-477c-bc94-03474012e978","resolution":{"observed_at":"2026-08-05T16:28:29.407492Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2001.08361","last_updated":"2020-01-23T03:59:20Z","snapshot_observed_at":"2026-07-06T08:52:12.656082Z","submitted_at":"2020-01-23T03:59:20Z","title":"Scaling Laws for Neural Language Models","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2001.08361","snapshot_observed_at":"2026-08-05T16:28:22.011326Z","title":"Kaplan, S","venue":null,"work_id":null,"year":2001},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":2,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.011326Z"},"links":{"cited_paper":"/paper/2001.08361","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:9dd7897b43cbe04bbf6cdcb5b4152a1cf42f8e8b860b6b2a7dc1a42e985eb7c7","observation_id":"ce8656ce-43b9-4f44-a176-3df3460c700f","resolution":{"observed_at":"2026-08-05T16:28:22.011326Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2411.04905","last_updated":"2025-03-20T03:28:56Z","snapshot_observed_at":"2026-08-08T14:21:42.036023Z","submitted_at":"2024-11-07T17:47:25Z","title":"OpenCoder: The Open Cookbook for Top-Tier Code Large Language Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.04905","snapshot_observed_at":"2026-08-05T16:28:22.084503Z","title":"Huang, T","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":3,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.084503Z"},"links":{"cited_paper":"/paper/2411.04905","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:c67f8313436e6df10d3769578f2701d34776f3e0585a06af1a70e3c52173b724","observation_id":"0337f627-0707-4234-85b3-46bd78ed66b8","resolution":{"observed_at":"2026-08-05T16:28:22.084503Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12186","last_updated":"2024-11-12T13:24:25Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2024-09-18T17:57:57Z","title":"Qwen2.5-Coder Technical Report","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12186","snapshot_observed_at":"2026-08-05T16:28:22.330173Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.330173Z"},"links":{"cited_paper":"/paper/2409.12186","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:5d7c3ec9247fcdd7ccb70dd66f019a220432276b95d6509e92eb73be82e8180f","observation_id":"ca31f762-ff0e-490c-a23a-0188dab51d15","resolution":{"observed_at":"2026-08-05T16:28:22.330173Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.14196","last_updated":"2024-01-26T09:23:11Z","snapshot_observed_at":"2026-08-06T22:40:28.707813Z","submitted_at":"2024-01-25T14:17:53Z","title":"DeepSeek-Coder: When the Large Language Model Meets Programming -- The Rise of Code Intelligence","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.14196","snapshot_observed_at":"2026-08-05T16:28:22.392151Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":7,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.392151Z"},"links":{"cited_paper":"/paper/2401.14196","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:231302589798d64102a416e0e6ffe294b0c0bb78d8c3927f85ff10a876c8e641","observation_id":"d05d32d1-33cb-4021-a3df-57fa32b5e964","resolution":{"observed_at":"2026-08-05T16:28:22.392151Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2107.03374","last_updated":"2021-07-14T17:16:02Z","snapshot_observed_at":"2026-08-08T11:58:24.516369Z","submitted_at":"2021-07-07T17:41:24Z","title":"Evaluating Large Language Models Trained on Code","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2107.03374","snapshot_observed_at":"2026-08-05T16:28:22.480856Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":8,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.480856Z"},"links":{"cited_paper":"/paper/2107.03374","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:6820edcf9986c01458e611b5ca72e036f01ebd4d9cbe8ca674b59b8735116301","observation_id":"8651e4f0-f01d-461b-8a53-65ae1c5a4864","resolution":{"observed_at":"2026-08-05T16:28:22.480856Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2310.02368","last_updated":"2025-01-06T16:41:09Z","snapshot_observed_at":"2026-08-04T11:32:59.563471Z","submitted_at":"2023-10-03T18:48:31Z","title":"Reinforcement Learning from Automatic Feedback for High-Quality Unit Test Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2310.02368","snapshot_observed_at":"2026-08-05T16:28:22.554445Z","title":"Steenhoek, M","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":9,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.554445Z"},"links":{"cited_paper":"/paper/2310.02368","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:1e80da9e4ce386bf6dadbbde38cda7f24044f860199f276aabc987b4814c7948","observation_id":"92cf5aaa-833c-42c5-aa0b-26d4b99bfbb3","resolution":{"observed_at":"2026-08-05T16:28:22.554445Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:29.132214Z","title":"Zheng, G","venue":null,"work_id":"a1b82c5b-8e36-4b08-8ad4-53ba2c69e625","year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":10,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.651377Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:91c478310efe02254034a6dd5ce474d3ebb3ee25d492552680de8ca307930126","observation_id":"0bf9aecc-0b43-4989-bd69-584a283099e7","resolution":{"observed_at":"2026-08-05T16:28:29.202146Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:22.691168Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":11,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.691168Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:3eefac0b4436bfb596a52176b55ee6362c5133bf8b1a6ed3b6a2d76fb020a7b8","observation_id":"ada31771-3cfb-470f-a593-8ea29a27ba3b","resolution":{"observed_at":"2026-08-05T16:28:22.691168Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:28.929367Z","title":null,"venue":null,"work_id":"7547d3cb-4144-4c6e-b3d3-7b4f27147710","year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":12,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.808373Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:27184da6e76e042a057b66bb0e13ea2bc80882908bb91f1185fe50f1036e222b","observation_id":"00a45bff-a91a-4c97-902e-8a87f1a12d9b","resolution":{"observed_at":"2026-08-05T16:28:29.049389Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:28.662795Z","title":null,"venue":null,"work_id":"bfdf8a4b-797a-4707-8e60-0db4397a2555","year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":13,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.945339Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:2301a7d1a1edaec3e621530388b8269aafe938ae05c5facac200a2d24ae31db3","observation_id":"e491920e-dcf3-44ee-852b-ca422f9268e4","resolution":{"observed_at":"2026-08-05T16:28:28.806241Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:28.490606Z","title":null,"venue":null,"work_id":"e76c70be-20f4-4e24-870c-dbffda86e028","year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":14,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:22.989479Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:463701b67a1f226de72f385bee8e7eb5230e1db6e6393b8d4f1c04c7f4f5df75","observation_id":"c30c8371-5e17-4705-a149-a12752f6063d","resolution":{"observed_at":"2026-08-05T16:28:28.533275Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.02089","last_updated":"2025-02-18T11:39:46Z","snapshot_observed_at":"2026-07-06T19:26:38.002071Z","submitted_at":"2024-10-02T23:25:17Z","title":"RLEF: Grounding Code LLMs in Execution Feedback with Reinforcement Learning","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.02089","snapshot_observed_at":"2026-08-05T16:28:23.056538Z","title":"Gehring, K","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":15,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.056538Z"},"links":{"cited_paper":"/paper/2410.02089","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:8f14079f582cfcc5b1f700a0092a6cb39bef711ed2450c7bd6128279e0c0fe5a","observation_id":"ea83a352-454f-448a-810f-8d2cc060d73a","resolution":{"observed_at":"2026-08-05T16:28:23.056538Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.03262","last_updated":"2025-11-10T15:11:13Z","snapshot_observed_at":"2026-08-02T05:27:47.490711Z","submitted_at":"2025-01-04T02:08:06Z","title":"REINFORCE++: Stabilizing Critic-Free Policy Optimization with Global Advantage Normalization","version":9},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.03262","snapshot_observed_at":"2026-08-05T16:28:23.142291Z","title":"Hu, ``Reinforce++: A simple and efficient approach for aligning large language models,'' arXiv preprint arXiv:2501.03262, 2025","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":16,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.142291Z"},"links":{"cited_paper":"/paper/2501.03262","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:f6236d1aa3cbe0153534224293214f2ba0e89983e187ef2fbab79e78c4dbafa9","observation_id":"0cde8a5e-ce47-45e2-8df7-822e2965564e","resolution":{"observed_at":"2026-08-05T16:28:23.142291Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:23.283937Z","title":"Nadimi, G","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":17,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.283937Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:52180d7618437d3230f9570e4b34fc865541d04c0ad7fecf70868aa0ba7f8988","observation_id":"c1889f3e-ef72-4548-ba4c-6d72c1dcc3cf","resolution":{"observed_at":"2026-08-05T16:28:23.283937Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:28.306453Z","title":null,"venue":null,"work_id":"9dce707e-90f5-4853-bef9-4db26dda7df2","year":2023},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":18,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.309275Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:058985ccba7e3b591fc41d3c7466467f4ceb99539441ede0eb0e068eedbe3673","observation_id":"3e3c838c-6bd3-4b49-98a3-123f96906d39","resolution":{"observed_at":"2026-08-05T16:28:28.410554Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-05T16:28:23.394069Z","title":"Liu, Y.-D","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":19,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.394069Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:a9ecdab24cde68cc8b2ee4b16cee891f7a36d1f182328ef5f480cd3ef916f835","observation_id":"f81278ce-87d3-4e72-8deb-4cc18a8bb516","resolution":{"observed_at":"2026-08-05T16:28:23.394069Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-06T20:06:06.878137Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.04908","snapshot_observed_at":"2026-08-05T16:28:23.466779Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":20,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.466779Z"},"links":{"cited_paper":"/paper/2501.04908","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:82e557ffb0ab070a2383bb495b14f8c24199c6c77361a57c51df3de7506353c3","observation_id":"90e026dc-a184-4fba-91a6-8254070bdacb","resolution":{"observed_at":"2026-08-05T16:28:23.466779Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:28.159830Z","title":null,"venue":null,"work_id":"25250a15-46ba-46ac-8df3-d4e7df450b09","year":2025},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":21,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.624010Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:c00cb96cc6b59d1b0b46016f8f8640591b8b46f8bf05dc9e9342f5af4f246bfd","observation_id":"d0f859d1-452e-4595-b8f6-a38ca7c3b2d1","resolution":{"observed_at":"2026-08-05T16:28:28.225470Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2412.17264","last_updated":"2024-12-23T04:19:45Z","snapshot_observed_at":"2026-08-04T00:23:37.378388Z","submitted_at":"2024-12-23T04:19:45Z","title":"ACECode: A Reinforcement Learning Framework for Aligning Code Efficiency and Correctness in Code Language Models","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.17264","snapshot_observed_at":"2026-08-05T16:28:23.667324Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":22,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.667324Z"},"links":{"cited_paper":"/paper/2412.17264","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:67be6c71d22f65b249d15f10fd530a201a0bb728e2259dd89c21439ea5a19aed","observation_id":"7bf63cef-2a6b-462f-baf3-5fe81a863774","resolution":{"observed_at":"2026-08-05T16:28:23.667324Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.00154","last_updated":"2024-12-10T04:39:25Z","snapshot_observed_at":"2026-08-05T17:55:01.214018Z","submitted_at":"2024-11-29T07:19:56Z","title":"o1-Coder: an o1 Replication for Coding","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.00154","snapshot_observed_at":"2026-08-05T16:28:23.800435Z","title":"Zhang, S","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":23,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.800435Z"},"links":{"cited_paper":"/paper/2412.00154","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:3fa8c05b989189f11d7091d7b2373487c22b2357c0aac22672321fd3e63446b4","observation_id":"feb9cb6d-254c-4435-bb56-fb5b6f0b3753","resolution":{"observed_at":"2026-08-05T16:28:23.800435Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12948","last_updated":"2026-01-04T03:57:36Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2025-01-22T15:19:35Z","title":"DeepSeek-R1: Incentivizing Reasoning Capability in LLMs via Reinforcement Learning","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.12948","snapshot_observed_at":"2026-08-05T16:28:23.922141Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":24,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.922141Z"},"links":{"cited_paper":"/paper/2501.12948","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:616d200694fe91e66a37ef262d9ce7cebe3646b6b38069e7254ad3ba0b6e71fb","observation_id":"39cfd819-272d-4632-81b6-c14fb3c770df","resolution":{"observed_at":"2026-08-05T16:28:23.922141Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:27.973787Z","title":null,"venue":null,"work_id":"0e88126c-70f7-4d52-8a7b-8c0fcc22c7d6","year":2022},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":25,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.028838Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:900de10dd858be7531b0effea94c95729eba8510a5fdcc0e21a227203a94cd79","observation_id":"4e608cb5-419b-4951-aab7-d892bb9938a0","resolution":{"observed_at":"2026-08-05T16:28:28.098646Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03300","last_updated":"2024-04-27T15:25:53Z","snapshot_observed_at":"2026-08-06T14:58:42.911363Z","submitted_at":"2024-02-05T18:55:32Z","title":"DeepSeekMath: Pushing the Limits of Mathematical Reasoning in Open Language Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03300","snapshot_observed_at":"2026-08-05T16:28:24.125394Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":26,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.125394Z"},"links":{"cited_paper":"/paper/2402.03300","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:f18da033b930754c70e3cf2be314c6ab33235d759542eb1cfbea777c202fb385","observation_id":"475105f1-9590-4e5f-9d77-1958a31d5d2e","resolution":{"observed_at":"2026-08-05T16:28:24.125394Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:27.778502Z","title":null,"venue":null,"work_id":"6c0a2103-e082-44b5-bfcb-7e07b899197e","year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":27,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.218836Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:7f52613c4ef2f1536680a36306de7222ea20b308ad9b8571ec6756029919c188","observation_id":"f82f7251-46e0-41d7-9d66-00789839178d","resolution":{"observed_at":"2026-08-05T16:28:27.852419Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:27.407616Z","title":null,"venue":null,"work_id":"de2fea7c-e7c4-4664-a71a-dd512728e4f0","year":1992},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":28,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.292715Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:da8be5f3b28b019ecb013441162d2bd4f1214b5c042cdd110851c5be847d652d","observation_id":"5fc0b55a-aca2-4299-9980-cd5a2d4f90cf","resolution":{"observed_at":"2026-08-05T16:28:27.534476Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-08-05T16:28:24.367469Z","title":"Pinckney, C","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":29,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.367469Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:975e8dd67a346d587a4b8b9eb9368a7850cab9997678c1f0fe049c6b21ad5ec1","observation_id":"09dc13c3-c7ea-4364-bdf8-502aeafa3a8e","resolution":{"observed_at":"2026-08-05T16:28:24.367469Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:26.968174Z","title":null,"venue":null,"work_id":"54a7ae08-311d-43e2-bd69-68424474302b","year":1952},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":30,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.478210Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:43146278c4ec432035b20fe49c3a0f59b2230067dae3a40100bd9623f93d1146","observation_id":"a74a5bf7-a0dd-4cc3-b120-5d3a66f8d7c3","resolution":{"observed_at":"2026-08-05T16:28:27.139256Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:26.694735Z","title":"Zhang, Y","venue":null,"work_id":"c871fc4f-4577-4aa7-9de9-55cf41379271","year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":31,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.617196Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:d09cc3e8e7caed58154eaa14c924e6b8686c5f9c4b621e448e8aad6b5c46ef6c","observation_id":"892a309e-02ba-4dd4-aea2-c9b5976a8fcf","resolution":{"observed_at":"2026-08-05T16:28:26.844108Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2403.13372","last_updated":"2024-06-27T22:44:48Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2024-03-20T08:08:54Z","title":"LlamaFactory: Unified Efficient Fine-Tuning of 100+ Language Models","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.13372","snapshot_observed_at":"2026-08-05T16:28:24.726902Z","title":"Zheng, R","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":32,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.726902Z"},"links":{"cited_paper":"/paper/2403.13372","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:40283b79e2d4ef14343a0e44f6c32ea9623fbf22e9bc94da9cbebe3c9db94e73","observation_id":"f6dc1164-875f-48ca-a793-08ebc49ea0a5","resolution":{"observed_at":"2026-08-05T16:28:24.726902Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.11143","last_updated":"2025-10-09T12:22:46Z","snapshot_observed_at":"2026-07-31T12:28:37.704994Z","submitted_at":"2024-05-20T01:04:40Z","title":"OpenRLHF: An Easy-to-use, Scalable and High-performance RLHF Framework","version":6},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.11143","snapshot_observed_at":"2026-08-05T16:28:24.805658Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":33,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.805658Z"},"links":{"cited_paper":"/paper/2405.11143","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:b29fe9cb0af54fccaf33601ed42e046ef1875a2bfc700d2f7cb3a9bf0ab333a4","observation_id":"cb3afca8-1dd9-4d81-9918-12f65db4bb6d","resolution":{"observed_at":"2026-08-05T16:28:24.805658Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2305.06161","last_updated":"2023-12-13T14:44:10Z","snapshot_observed_at":"2026-07-06T15:25:35.930688Z","submitted_at":"2023-05-09T08:16:42Z","title":"StarCoder: may the source be with you!","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2305.06161","snapshot_observed_at":"2026-08-05T16:28:24.928836Z","title":"Li et al., ``Starcoder: may the source be with you!'' arXiv preprint, 2023","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":34,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.928836Z"},"links":{"cited_paper":"/paper/2305.06161","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:5177f97739928f65172bfd043878b421cd48711950d24f2e96928efcf52d1027","observation_id":"954cfc98-b21b-401b-ba92-f5c7e113d066","resolution":{"observed_at":"2026-08-05T16:28:24.928836Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.12950","last_updated":"2024-01-31T19:47:26Z","snapshot_observed_at":"2026-07-06T16:10:07.931347Z","submitted_at":"2023-08-24T17:39:13Z","title":"Code Llama: Open Foundation Models for Code","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.12950","snapshot_observed_at":"2026-08-05T16:28:24.988529Z","title":"Roziere, J","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":35,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.988529Z"},"links":{"cited_paper":"/paper/2308.12950","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:ae666cd81ca60fe8ee02de814ed02c4f2537499968f87540f0236421cd5a93ea","observation_id":"66de2aae-3a1c-4afa-9a9d-92cffd650c8b","resolution":{"observed_at":"2026-08-05T16:28:24.988529Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2309.16609","last_updated":"2023-09-28T17:07:49Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2023-09-28T17:07:49Z","title":"Qwen Technical Report","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2309.16609","snapshot_observed_at":"2026-08-05T16:28:25.076248Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":36,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:25.076248Z"},"links":{"cited_paper":"/paper/2309.16609","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:9984692d66589ce55a662cee842b02f41e6d26359d26774e9d6a3a5489d87312","observation_id":"6b006717-fcd9-4e1f-a184-e2b3d461966e","resolution":{"observed_at":"2026-08-05T16:28:25.076248Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.00176","last_updated":"2024-04-04T20:18:57Z","snapshot_observed_at":"2026-08-07T17:08:10.002926Z","submitted_at":"2023-10-31T22:35:58Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.00176","snapshot_observed_at":"2026-08-05T16:28:25.147288Z","title":"Liu et al., ``Chipnemo: Domain-adapted llms for chip design,'' arXiv preprint arXiv:2311.00176, 2023","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":37,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:25.147288Z"},"links":{"cited_paper":"/paper/2311.00176","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:052b6c177d2b6cebe78119be68ac4ee52d77400753618372a128f93758fbaae0","observation_id":"66784273-8fd1-4643-8000-716b39dad172","resolution":{"observed_at":"2026-08-05T16:28:25.147288Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"document/1013708","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:25.721843Z","title":"Thakur, B","venue":null,"work_id":"95d3fdba-a90f-4094-9c00-9815ee789147","year":2023},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":38,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:25.277774Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:96d217312ac17275726c395417af6af88e64fe21b1241c78d7c1cc6cd8bc86c7","observation_id":"70376b72-9478-4bd3-9e7c-281dce07532d","resolution":{"observed_at":"2026-08-05T16:28:25.852746Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:28:26.486923Z","title":null,"venue":null,"work_id":"2d762745-c0e6-4b06-8cae-aa67b83d1029","year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":39,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:25.425437Z"},"links":{"citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:ace393de91e4104d97371343a592f9c348c37b7d29b10ece1ff9289a40c21f34","observation_id":"7f227235-c5d5-4df6-a2d7-9423e24631d1","resolution":{"observed_at":"2026-08-05T16:28:26.603736Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning"},"reference_resolution":{"displayed":37,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":34,"verified_exact":1,"verified_fuzzy":2},"total_outbound_references":37},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 37 of 37 outbound references and 2 inbound Pith citation observations for arXiv:2508.18462."}