{"as_of":"2026-08-21T03:37:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:859df9db4f5d4be480a7d287a54b77689419ac0123cfd214567005b5d740d93a","coverage":[{"denominator":27,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":27,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T16:37:10.050012Z","state":"measured"},{"denominator":28,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":28,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-20T06:33:59.587034+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T16:36:28.125160Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-05T16:36:28.207542Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"cited_work":{"arxiv_id":"2508.19299","doi":null,"metadata_source":"pith","pith_arxiv_id":"2508.19299","snapshot_observed_at":"2026-08-05T16:36:28.207542Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","venue":"cs.AR","work_id":"44c7338a-c8b4-4b23-880e-71f5d5c7f9e7","year":2025},"citing_paper":{"arxiv_id":"2508.19293","last_updated":"2025-08-25T15:34:19Z","snapshot_observed_at":"2026-08-18T20:32:44.555670Z","submitted_at":"2025-08-25T15:34:19Z","title":"Three-Dimensional Continuous Multi-Walled Carbon Nanotubes Network-Toughened Diamond Composite","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-05T16:36:28.125160Z"},"links":{"cited_paper":"/paper/2508.19299","citing_paper":"/paper/2508.19293"},"observation_digest":"sha256:ddeab218059234151e9875b136eb4008f4cbe15af26ce110743f36ee1236c8b0","observation_id":"2cd74862-fc33-41a5-ae45-40a1b28a5ba0","resolution":{"observed_at":"2026-08-05T16:36:28.373291Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2508.19299/citation-record","integrity":"/paper/2508.19299/integrity","json":"/paper/2508.19299/citation-record.json","paper":"/paper/2508.19299"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.702196Z","title":null,"venue":null,"work_id":"36588f4b-d014-4734-98c9-c5d0423c08d4","year":null},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:09.979622Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:82d9a5b84ed0a889c76c63048e0becbdab362456542c265659aaa21bf75a3a96","observation_id":"c82dec5f-c73e-4629-8e15-fd29e9cd4022","resolution":{"observed_at":"2026-08-05T16:37:10.704954Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2021.30903","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.558919Z","title":null,"venue":null,"work_id":"f0154eaf-feb4-430c-8ade-df5f23005a85","year":2022},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:09.982986Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:4d1492615d6a4e30d152a217d4527c0cd834bba71da86f07af07bbc908161f37","observation_id":"8189fc3d-28c1-403d-b5ea-e5962bbbd7f0","resolution":{"observed_at":"2026-08-05T16:37:10.562661Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.694951Z","title":null,"venue":null,"work_id":"a5d54f40-289d-457a-a27d-a23d9235581a","year":2023},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:09.985838Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:7ff29ee83123e664c4191143898657f58a5c31a59b8b603c4772b3efba21ab39","observation_id":"34e37a71-d2a0-4fda-a6a4-2c1eed15f1a3","resolution":{"observed_at":"2026-08-05T16:37:10.697513Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.686937Z","title":null,"venue":null,"work_id":"ea0b1919-7357-4b7e-af36-6c9d6b4529c1","year":2023},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:09.988903Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:9c4c1015cb829f2859153449f67b74ae8d35cdcc53733c4551e354f1fdc21abf","observation_id":"9336c3f6-8218-4058-ab0e-a20229d0aba9","resolution":{"observed_at":"2026-08-05T16:37:10.689919Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.679641Z","title":null,"venue":null,"work_id":"ca420ae0-9143-4cd5-a653-d198d5c885b6","year":null},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:09.991527Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:ed305cc57376ed751d8fea6cee4789e085f1cfdcc2c71a0b3fb1b03c031194fc","observation_id":"028c295a-0ec5-4fbd-b8ff-f5952e691956","resolution":{"observed_at":"2026-08-05T16:37:10.682194Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.672487Z","title":null,"venue":null,"work_id":"c870f10e-d4a5-4ecc-9c77-406f80edbe9a","year":2025},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:09.994507Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:99b25e752e83450fbf94a3cade0bd567b990d3ef07cf96516db828c15c6026a6","observation_id":"7b3690b5-0b15-4652-a8b2-506c08a2be89","resolution":{"observed_at":"2026-08-05T16:37:10.674926Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.665219Z","title":null,"venue":null,"work_id":"eb89029d-b4bc-4fa4-86af-fa2415c6da3a","year":2011},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:09.997019Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:414cefea3222d0fffd82bf2733ec26778bec2473f0bc17d009d173e13ac3efbe","observation_id":"0ffd30d5-edf7-4d15-9be2-22f7a7f2a821","resolution":{"observed_at":"2026-08-05T16:37:10.667563Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.657011Z","title":null,"venue":null,"work_id":"e3a94e14-54d6-4190-9e48-41a6970cc7d6","year":2024},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:09.999642Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:8fb19460d1bb521c57fd9cdd87a9a2659826dfb19b77fabc8308be583badae5d","observation_id":"b2e4d961-4677-4800-9f10-104835e3e5ef","resolution":{"observed_at":"2026-08-05T16:37:10.659778Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.002360Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.002360Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:b30ec11a7ad940bf52f1803cdee0769ca659622ede849bc48d014065e69a2e36","observation_id":"5f6a3493-9d10-46eb-8a77-d6b9d5c7f0db","resolution":{"observed_at":"2026-08-05T16:37:10.002360Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.005219Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.005219Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:9522cc7f7167c18f7e75d9cb4fd5af21116d1602be566e75a58cb3bb161bccfd","observation_id":"40ed5732-77c3-42e2-82f7-624e18678aa0","resolution":{"observed_at":"2026-08-05T16:37:10.005219Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.007575Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.007575Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:9b6de760b70944c5449a217f69dd874de1610a1a88145c4da9ae2a3ac79890ca","observation_id":"47068e49-4b69-4f0d-bf4b-48e3c168c545","resolution":{"observed_at":"2026-08-05T16:37:10.007575Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.649373Z","title":null,"venue":null,"work_id":"a9e2d14e-7cb0-40e5-864b-eeff75cbe0ad","year":2018},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.010246Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:790fb0dc3096a34a3fa62b7ec17c2542341f0199fe78d31b049df324dd160ce5","observation_id":"cc2c0ca5-1d8b-4166-8617-d9703c7ae0fa","resolution":{"observed_at":"2026-08-05T16:37:10.652084Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1805.03648","last_updated":"2018-05-09T17:26:28Z","snapshot_observed_at":"2026-08-14T19:17:05.551166Z","submitted_at":"2018-05-09T17:26:28Z","title":"Parallel Programming for FPGAs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1805.03648","snapshot_observed_at":"2026-08-05T16:37:10.012593Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.012593Z"},"links":{"cited_paper":"/paper/1805.03648","citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:3eb3afb1b735db0beafe9c586fb9975748d51e86fc1e0bcfbd853db4ab7d807d","observation_id":"561ece0a-b2e3-40a7-96e4-7453a8429748","resolution":{"observed_at":"2026-08-05T16:37:10.012593Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.642110Z","title":null,"venue":null,"work_id":"d2cbb7f8-a96c-4176-9ea4-81ed30058005","year":2016},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.015467Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:c1ce0441ef2839da217c8eb23a716ff6539b70427dfefbdf160be1f573a82591","observation_id":"cfd45bdc-ba75-497e-a9a9-afe2162f1bf5","resolution":{"observed_at":"2026-08-05T16:37:10.644584Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.634920Z","title":null,"venue":null,"work_id":"1c999385-f871-4612-9a80-185e7ad69a2a","year":2024},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.017969Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:305d2c882b3f26151a04c865104b1032a55dfc14859713470b32efc2b6b1c27c","observation_id":"56b1feb3-a1a0-43a9-a705-4ca1cec1b046","resolution":{"observed_at":"2026-08-05T16:37:10.637349Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.627419Z","title":null,"venue":null,"work_id":"474eaf7b-baf2-4b30-9ad2-9e1fa1401ceb","year":2017},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.020250Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:f60d1b2a9bb9400b086dc8597989a836d50565498048d24174b86bbfb24bce6c","observation_id":"5907baff-43a4-4605-abc7-69635c670e51","resolution":{"observed_at":"2026-08-05T16:37:10.629795Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.619558Z","title":null,"venue":null,"work_id":"278f8f1d-d6ad-4aca-8a6a-e14ca9c6ba70","year":null},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.027909Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:7b2d52412ba69abe83e8d43c98dfe34286da4619bcb2ba94351bcec2d2a22e7f","observation_id":"ea1a4e1d-24a0-46b0-bce5-ee1200c022c3","resolution":{"observed_at":"2026-08-05T16:37:10.622085Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"7271.2023","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.288133Z","title":null,"venue":null,"work_id":"e8b04d7e-eb98-44a0-bc3b-6428756fd977","year":2023},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.035364Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:bd16828fa1267f040df4c6feff3c6554dea87fa2fd907bd4df0d8ba163b0dabe","observation_id":"9fe85a37-d246-4762-b5af-a2fdfada36a6","resolution":{"observed_at":"2026-08-05T16:37:10.294242Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.602340Z","title":"In 2023 IEEE International Symposium on High- Performance Computer Architecture (HPCA)","venue":null,"work_id":"bdcd087e-ad38-4dba-b8c8-8bc55aefd03a","year":2023},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.030547Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:fc974d9dc1e17e8352067ae825310f25aaabe1fcc8785a0a451327d19f880ee9","observation_id":"2f6e66c3-3cd7-43e4-946a-077d910ad306","resolution":{"observed_at":"2026-08-05T16:37:10.605963Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.594415Z","title":null,"venue":null,"work_id":"af4e749a-0203-4c43-ac71-058098ecbe82","year":null},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.040172Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:41983baeb099f5a2372ca77970dea253a150041fc01e7ccc7561941404f6f796","observation_id":"9c532c99-43cc-47da-a5f3-9e2398587dc8","resolution":{"observed_at":"2026-08-05T16:37:10.596932Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.586479Z","title":null,"venue":null,"work_id":"c5ba9073-1f41-4c69-9227-f2953f3e5288","year":2021},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.042507Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:ff8a98c5b528be9f77ed2aa3145b8ee981c9f7d0236a2637689445c18aacccac","observation_id":"b4675b7b-1957-4b09-be8d-fe0f01378877","resolution":{"observed_at":"2026-08-05T16:37:10.589268Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.037757Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.037757Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:c20d478112037612c8997a26ac21c40ab65bd731aec5babfbef0e8886036d852","observation_id":"41d0bcfb-106f-4493-a2f3-262a2a2f251e","resolution":{"observed_at":"2026-08-05T16:37:10.037757Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.570602Z","title":null,"venue":null,"work_id":"ac808f94-fa36-48a5-a216-58718652df33","year":2020},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.047420Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:826149ff0db3782f90bd699dbb986fa197af747f45ecce339950024da0c456d0","observation_id":"f0258133-e24e-4dc1-9888-05bdd8ed077a","resolution":{"observed_at":"2026-08-05T16:37:10.573269Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3655627","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Faber, Roger D","venue":"ACM Transactions on Reconfigurable Technology and Systems","work_id":"08b64422-e7a3-4251-8003-bf47c645343e","year":2024},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.050012Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:d4e939e6a2afdbdacb876a2320964024aadcc1d82c7607ddd18e914a8ece55ea","observation_id":"119658fc-73b4-409b-a8bf-0c3cef984a46","resolution":{"observed_at":"2026-08-05T16:37:10.076447Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.578538Z","title":null,"venue":null,"work_id":"e3b63ccc-a560-46d9-a903-747c30ef758a","year":2022},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.044962Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:d0e6b0fb677a134b80a27b37cb5f9147bb6c29b262a6ba499884501002dc5dee","observation_id":"623b84a9-9d62-43ea-8b46-d5efd498e611","resolution":{"observed_at":"2026-08-05T16:37:10.581090Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.033001Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":1112,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.033001Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:09e80e80ffbcd165a45c1c047ab8d347976a70df6c2b0491103c618d6c1d5754","observation_id":"ce4955aa-b9da-4260-a653-523f6fd96ebe","resolution":{"observed_at":"2026-08-05T16:37:10.033001Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:37:10.611390Z","title":"In 2023 IEEE International Symposium on High- Performance Computer Architecture (HPCA)","venue":null,"work_id":"c748b9e9-7f95-4c1b-9320-06922cc93f76","year":2023},"citing_paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs","version":1},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-05T16:37:10.025412Z"},"links":{"citing_paper":"/paper/2508.19299"},"observation_digest":"sha256:93f3cec604f1abc644203951ebd8062ca05879fa68baa6718c102ffc38da6c53","observation_id":"b52ed81f-1f92-436c-81e3-5d128e90b55f","resolution":{"observed_at":"2026-08-05T16:37:10.614541Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2508.19299","last_updated":"2025-08-25T18:24:09Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T19:43:16.703829Z","submitted_at":"2025-08-25T18:24:09Z","title":"OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs"},"reference_resolution":{"displayed":27,"state_counts":{"malformed_identifier":1,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":21,"verified_exact":2,"verified_fuzzy":2},"total_outbound_references":27},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 27 of 27 outbound references and 1 inbound Pith citation observation for arXiv:2508.19299."}