{"as_of":"2026-08-12T20:48:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:e9a06e99b3abad8d74dca00cbf86f88d4c30decfdce781132a46d91d77a9da0a","coverage":[{"denominator":300,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":100,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T15:29:59.294780Z","state":"measured"},{"denominator":100,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":100,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-12T06:34:41.77262+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2508.19868/citation-record","integrity":"/paper/2508.19868/integrity","json":"/paper/2508.19868/citation-record.json","paper":"/paper/2508.19868"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.963912Z","title":"Understanding and Improving the Latency of DRAM-Based Memory Systems,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.963912Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:3937e72f0561181e18a8de0a56cfa1592f05bd5be758a0698041ba18f031f224","observation_id":"c41ec0cf-8274-4def-b546-63426b5ecb5b","resolution":{"observed_at":"2026-08-05T15:29:58.963912Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.968046Z","title":"A Signed Binary mMultiplication Technique,","venue":null,"work_id":null,"year":1951},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.968046Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:6ece926f835c6251a41edaf55b9e8b54390d10c8518928164130d5fd64d8b2b2","observation_id":"32536225-8d8f-46f5-b487-24814daa3d65","resolution":{"observed_at":"2026-08-05T15:29:58.968046Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.972003Z","title":"Multiplication of Many-Digital Numbers by Automatic Computers,","venue":null,"work_id":null,"year":1962},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.972003Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:5c60739e46036882d60bf5e3ce5a15ca5238dbade2f1f6c7a5f25ec06b979a1a","observation_id":"76a73807-c8e2-481b-a5c8-6b6f46ceed24","resolution":{"observed_at":"2026-08-05T15:29:58.972003Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.975548Z","title":"Phoenix Rebirth: Scalable MapReduce on a Large-Scale Shared-Memory System,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.975548Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:d20afc4824ded16385e69cf98b3f26b0c39cab739f7c9066d5f873364c816410","observation_id":"6e0f81d4-024c-4ea1-9fed-fdc164f2cadb","resolution":{"observed_at":"2026-08-05T15:29:58.975548Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.979687Z","title":"SPEC CPU2017 Benchmarks,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.979687Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:fcfbf13cd2fa77970e14b297d3131800276a3b13ce4f5a6a28be8420656aea7c","observation_id":"3238a8a0-7e18-463f-bb3d-68b79738ea0e","resolution":{"observed_at":"2026-08-05T15:29:58.979687Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.983267Z","title":"Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.983267Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:4691e31d4ecc255be7521a4f241284e22790bc87f76e51d5b8a7e4f4dfb6edf8","observation_id":"7355716f-15ed-4dc4-acc5-22d955162a06","resolution":{"observed_at":"2026-08-05T15:29:58.983267Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.986600Z","title":"Memory Scaling: A Systems Architecture Perspective,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.986600Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:0d81bc104ea69f6b6ca0a8b952e0a30cb7841af917d61ba15e61161f0105db7c","observation_id":"ade6d82d-4a1a-4761-a082-27ad54d75451","resolution":{"observed_at":"2026-08-05T15:29:58.986600Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.989736Z","title":"Research Problems and Opportunities in Memory Systems,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.989736Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:9b18a097625de07715336b9a1c0803acd866e3d1d8ad9b11d92cb56871ad8245","observation_id":"207c3d7f-d988-487b-90ab-70fa60bf28dd","resolution":{"observed_at":"2026-08-05T15:29:58.989736Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.992773Z","title":"The Tail at Scale,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.992773Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:fc11ee2ae3f2461e56333cd7daef7e760c1e8b76fb7fccb444da4e5155109789","observation_id":"a120547e-962f-4ebb-9e35-dfe5b9c04f19","resolution":{"observed_at":"2026-08-05T15:29:58.992773Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.995848Z","title":"Profiling a Warehouse-Scale Computer,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.995848Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:39f79f9ee9638072909ac6ca8792f04768e670b71b4c15780ab8c868cfb576f2","observation_id":"f7846e13-378e-423f-ad80-c1fef9643539","resolution":{"observed_at":"2026-08-05T15:29:58.995848Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:58.998832Z","title":"Clearing the Clouds: A Study of Emerging Scale-Out Workloads on Modern Hardware,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:58.998832Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:7a34b86a87671d86eb7f1b7bc889de5306f1c6b296c70b49dd319b4959ff38ce","observation_id":"84190047-c879-4da3-8fbb-80fa3000165f","resolution":{"observed_at":"2026-08-05T15:29:58.998832Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.001913Z","title":"BigDataBench: A Big Data Bench- mark Suite from Internet Services,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.001913Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:3ed7ccc4ae41b92b44c5764019770c09dc5c0875d6fba3b409629ce5e2b8ef69","observation_id":"7129d64f-c813-4c38-b8e4-f4f06806a554","resolution":{"observed_at":"2026-08-05T15:29:59.001913Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.004901Z","title":"Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.004901Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:8433496deda7002a8d6c3f323a16b3eeefa7dfc006c24ca1d76b4ad47eed847d","observation_id":"9064e286-3869-4c2f-b97b-90bc626948fa","resolution":{"observed_at":"2026-08-05T15:29:59.004901Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.007887Z","title":"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.007887Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:9b8d4fa0e3aa41da7533569dd3b397952fe4ece5be92f7b797f39dc8c751eae7","observation_id":"35fdca43-ea2e-401f-b423-8a524695a6fc","resolution":{"observed_at":"2026-08-05T15:29:59.007887Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2109.14320","last_updated":"2021-09-29T10:16:53Z","snapshot_observed_at":"2026-08-12T18:36:03.398423Z","submitted_at":"2021-09-29T10:16:53Z","title":"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks","version":1},"cited_work":{"arxiv_id":"2109.14320","doi":null,"metadata_source":"pith","pith_arxiv_id":"2109.14320","snapshot_observed_at":"2026-08-05T15:30:00.237414Z","title":"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks","venue":"cs.AR","work_id":"ccf8dc9f-7929-4e5b-bbd6-bcdb9d6ae9f5","year":2021},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.010918Z"},"links":{"cited_paper":"/paper/2109.14320","citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:956667c6fedfb13f48935eae6f09466bda29d7bfa0a7939d5478c03efa6f94e7","observation_id":"f23c1ddf-e495-4ada-a3fe-c2c33b645ebf","resolution":{"observed_at":"2026-08-05T15:30:00.242131Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.014192Z","title":"En- abling Practical Processing in and Near Memory for Data-Intensive Computing,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.014192Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:1c2d438e9b7ab30d25fdfa8ea39e3abb0fddd15302ea7cd461fb73afc618e46d","observation_id":"60876764-e267-4cd0-80de-76456ee72593","resolution":{"observed_at":"2026-08-05T15:29:59.014192Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.017459Z","title":"Pro- cessing Data Where It Makes Sense: Enabling In-Memory Computation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.017459Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:8525a3c7b37f6c20e41e1dfd181d1ae0b031e74772450db51d535d63e6908f2a","observation_id":"7b0cf148-a05f-4370-80c4-0f1ba49a9dc4","resolution":{"observed_at":"2026-08-05T15:29:59.017459Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.020874Z","title":"Intelligent Architectures for Intelligent Machines,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.020874Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:769ea1f2e9a2253040b9b4fe96f03ac63049f9dca985f7f3846a18b1fe787d1f","observation_id":"04544bdf-fe71-406c-8679-b07e951aec76","resolution":{"observed_at":"2026-08-05T15:29:59.020874Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.023803Z","title":"Processing-in-Memory: A Workload-Driven Perspective,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.023803Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:7fdd5ccf0f0e9864a55a8f7edd134f634631b027487aaa20acd8aad249cbff3b","observation_id":"7c49a28f-8017-4a2d-8b0e-12afb2bfeae6","resolution":{"observed_at":"2026-08-05T15:29:59.023803Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.027739Z","title":"Accelerating Genome Analysis: A Primer on an Ongoing Journey,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.027739Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:3b23e726fd1a70b069899bd3986c17349e2430e306fb59d814909a6b0e166f91","observation_id":"77956a76-b1e4-4a42-ae0d-b2904ecf22f6","resolution":{"observed_at":"2026-08-05T15:29:59.027739Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.030709Z","title":"GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.030709Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:9ad822b8a73ba1dac45cc4a4100fe82cd3d96b8edd30b8a2157a70aa644bd86f","observation_id":"a7e70934-8116-40be-9ec4-390f470b63a4","resolution":{"observed_at":"2026-08-05T15:29:59.030709Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.033949Z","title":"EDEN: Enabling Energy-Efficient, High- Performance Deep Neural Network Inference Using Approximate DRAM,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.033949Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:bab17ebc05a028ece6d00dc8dd1459b1d9a2fbcc02d6ba1e27590b3b2239c638","observation_id":"4919a74e-f524-441f-bfea-bee32b0d8a6b","resolution":{"observed_at":"2026-08-05T15:29:59.033949Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.037148Z","title":"SMASH: Co-Designing Software Compression and Hardware- Accelerated Indexing for Efficient Sparse Matrix Operations,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.037148Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:29e492cfaddb588849b9be4be555f457e6e43d1a53c63c4607026ebfcc8b6931","observation_id":"9d93c2ec-201c-4cb7-b858-b012590834bb","resolution":{"observed_at":"2026-08-05T15:29:59.037148Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.040195Z","title":"DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.040195Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:880a4a3aceaef0b435f3f3f44448d6849db9e5ad78d482a4120958b0000a300a","observation_id":"618b2ec4-f484-4f5e-9882-ba620f41deea","resolution":{"observed_at":"2026-08-05T15:29:59.040195Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2105.03725","last_updated":"2023-04-06T14:33:03Z","snapshot_observed_at":"2026-07-06T11:07:31.660804Z","submitted_at":"2021-05-08T16:02:53Z","title":"DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks","version":6},"cited_work":{"arxiv_id":"2105.03725","doi":null,"metadata_source":"pith","pith_arxiv_id":"2105.03725","snapshot_observed_at":"2026-08-05T15:30:00.222947Z","title":"DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks","venue":"cs.AR","work_id":"cec3ea81-abfb-4998-b491-71cf28aa0c4c","year":2021},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.043119Z"},"links":{"cited_paper":"/paper/2105.03725","citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:23a715e84231d03d08e548b421ba19519f85f06409b592ce465f8cd684256f93","observation_id":"efac6bb4-1468-4727-b5f2-e8047d6b4dca","resolution":{"observed_at":"2026-08-05T15:30:00.226663Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.046358Z","title":"DAMOV: A New Methodology and Benchmark Suite for Evalu- ating Data Movement Bottlenecks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.046358Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:0b81868319ad36c9fff0a73c2e1bc72802fe440dacba930ecc2f91c77b1ef497","observation_id":"8bf1c620-6e84-4b32-9f5e-ece8a0b3e63d","resolution":{"observed_at":"2026-08-05T15:29:59.046358Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.049239Z","title":"Processing Data Where It Makes Sense: Enabling In-Memory Computation,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.049239Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:9740b590b380845b6e346bd5d03f3277879f65a586e7550a75d3d1f6e4c56621","observation_id":"abdacf17-11fc-4560-b267-3e6e3be3ee01","resolution":{"observed_at":"2026-08-05T15:29:59.049239Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.052493Z","title":"Processing Data Where It Makes Sense in Modern Computing Systems: Enabling In-Memory Computation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.052493Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:a595c15f96e5ccff21aa50aca519ccda030d81a3cfd1169bfc03aef7b3a254be","observation_id":"4aad9e52-f7b6-4edb-8c0e-0bf14d3b62e8","resolution":{"observed_at":"2026-08-05T15:29:59.052493Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.055852Z","title":"Processing Data Where It Makes Sense in Modern Computing Systems: Enabling In-Memory Computation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.055852Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:32fc69d4dd0221dded84a1ffa0a47318aa29b624bb7acaedac1099ca38ff0011","observation_id":"008f1ab9-e391-43e3-94f2-c702e3cd37df","resolution":{"observed_at":"2026-08-05T15:29:59.055852Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.058846Z","title":"Processing Data Where It Makes Sense in Modern Computing Systems: Enabling In-Memory Computation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.058846Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:9a270bc3aec9b33fe2bc338d8a45c9e4c03698bb0513197640515998268e99fe","observation_id":"f1a1a9b7-d71a-4afb-91bf-3dec34ec09a7","resolution":{"observed_at":"2026-08-05T15:29:59.058846Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.062030Z","title":"Processing Data Where It Makes Sense in Modern Computing Systems: Enabling In-Memory Computation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.062030Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:78438094cbd616e36b84538f249fdae8fc6ec186e3b318b4b8c2660274a017ee","observation_id":"3c80cfde-4715-4ff5-827b-602e448cf0fb","resolution":{"observed_at":"2026-08-05T15:29:59.062030Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.065357Z","title":"Processing Data Where It Makes Sense in Modern Computing Systems: Enabling In-Memory Computation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.065357Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:99f23a9cdb607dacc0aad712e041bfd5c28a73373607a477884f4fb408579c31","observation_id":"f44b4d68-e385-4242-a8cc-c06da60aebcb","resolution":{"observed_at":"2026-08-05T15:29:59.065357Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.068359Z","title":"Evaluating the Memory System Behavior of Smartphone Workloads,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.068359Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:2e8ed2f7cccafab02807197796429784716734545aef905c802146a1008bf881","observation_id":"b54ffbe5-49e8-4f5f-858e-9b576150c3c5","resolution":{"observed_at":"2026-08-05T15:29:59.068359Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.071322Z","title":"Memory Hierarchy for Web Search,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.071322Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:17c97cd933ad0a0e1388752cd826d900e136dcb7cc6575a512def8c1472af1fa","observation_id":"5987596f-7ef2-4244-b698-435f28365309","resolution":{"observed_at":"2026-08-05T15:29:59.071322Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.074579Z","title":"Understanding Big Data Analytics Workloads on Modern Processors,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.074579Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:181a9a6bbefb6601b8d849b71765144d5b47cbe16a3bccc631b304264dc8b7da","observation_id":"a93bf4e3-7742-4257-887a-fdb35ccea581","resolution":{"observed_at":"2026-08-05T15:29:59.074579Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.077728Z","title":"Optimizing database architecture for the new bottleneck: Memory access,","venue":null,"work_id":null,"year":2000},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.077728Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:4ef12064c120f1fbdcbe5d369cf642a52d5510b7be90185858f87e429b140379","observation_id":"5011f3f0-4f93-492d-bfb4-4f3224f94a5d","resolution":{"observed_at":"2026-08-05T15:29:59.077728Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.080901Z","title":"AI and Memory Wall,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.080901Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:722f46130e06feff8fa8407c953d064642b21fe634f2aabfd5145a112e0f8c4d","observation_id":"16362fad-e3ff-4a58-802e-7f0b8512e13c","resolution":{"observed_at":"2026-08-05T15:29:59.080901Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.084279Z","title":"Quantifying Per- formance Bottlenecks of Stencil Computations Using the Execution-Cache-Memory Model,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.084279Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:8d404e146460fbbf2a3a87421f5409550717fbef12d048cf6ea1471c9592f4e5","observation_id":"6ad9c0c1-d106-43cd-80d7-830d924543ee","resolution":{"observed_at":"2026-08-05T15:29:59.084279Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.087215Z","title":"Memory System Characterization of Deep Learning Workloads,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.087215Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:eda5eebb8dd29f5133df283e0839d92249c8d6220656c2ba28bbb14ea5ff3b92","observation_id":"81135c82-dcf2-4092-870e-5f7eb1d97a8f","resolution":{"observed_at":"2026-08-05T15:29:59.087215Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.095360Z","title":"The Declining Effectiveness of Dynamic Caching for General-Purpose Microprocessors,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.095360Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:57491cafc8257fbaf5de7896ebb623c994bb5bfafef40c4314da2e6dffbee96c","observation_id":"6f43e637-047b-480c-a3cf-02dc9a104c40","resolution":{"observed_at":"2026-08-05T15:29:59.095360Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.098637Z","title":"The Ar- chitectural Implications of Facebook’s DNN-based Personalized Recommendation,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.098637Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:05ac0a167a5fe581fb08f9f75b51d372d4aef2986ea3aa0312817f2a5ddd6b3a","observation_id":"24ed4f5e-e7a4-4edc-9301-840f4726c65e","resolution":{"observed_at":"2026-08-05T15:29:59.098637Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.101817Z","title":"SoftSKU: Optimizing Server Architectures for Microservice Diversity @Scale,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.101817Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:ab8037838df185bb5dd7ce3d8e63667d71caaceb1cd83098a7b09150d52b9fca","observation_id":"6b757561-d62e-4bdb-8b9e-55944b7c0628","resolution":{"observed_at":"2026-08-05T15:29:59.101817Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.104941Z","title":"Understanding Data Storage and Ingestion for Large-Scale Deep Recommendation Model Training: Indus- trial Product,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.104941Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:14d0c70fca9ccf89f23a4fd28593afe59b076892a13fe5c692cc355907622cf8","observation_id":"4c851807-8b8f-4de9-93cc-5e4672d45165","resolution":{"observed_at":"2026-08-05T15:29:59.104941Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.108334Z","title":"{INSIDER}: Designing{In-Storage} Com- puting System for Emerging{High-Performance} Drive,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.108334Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:da8a7d36516e57b30d1f29116184b7fc0850ef14083fe32db5a12189a426218e","observation_id":"0346ed8c-dbd7-4de6-8585-97cb7c00865b","resolution":{"observed_at":"2026-08-05T15:29:59.108334Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.111391Z","title":"The Architectural Implications of Cloud Microser- vices,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.111391Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:1705ba6bf795144c99c58700865bebe677a9a4a3ee342991239b23a6a9c34d9d","observation_id":"c1f4ed8a-ad3e-401b-80c9-c46b90c18776","resolution":{"observed_at":"2026-08-05T15:29:59.111391Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.114430Z","title":"Accelerometer: Understanding Accelera- tion Opportunities for Data Center Overheads at Hyperscale,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.114430Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:446df1087dd2d5a12dd1016261160d53586f5b13f92bc38a0c632ffe09b1bb76","observation_id":"7fd3a6c6-fdce-42ea-9afa-07df9da53676","resolution":{"observed_at":"2026-08-05T15:29:59.114430Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.117512Z","title":"RAMBDA: RDMA-Driven Acceleration Framework for Memory-Intensive 𝜇s-Scale Datacenter Applications,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.117512Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:b3b0481319f2a39f2fab0eb182fb56ddb51acaa7c6fdbf3181678daf4c9a46cc","observation_id":"fcc40678-3f5f-4cc5-8f6e-a691ffd3601a","resolution":{"observed_at":"2026-08-05T15:29:59.117512Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.120999Z","title":"Amdahl’s Law for Tail Latency,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.120999Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:b7df460b64ebec93731008b9fc0b66dd296207c4053401dbe284c6e6ac328fd8","observation_id":"f57e3857-26a4-4a44-ac8a-6e0a89b88dd2","resolution":{"observed_at":"2026-08-05T15:29:59.120999Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.123947Z","title":"Cross-Stack Workload Characterization of Deep Recommendation Systems,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.123947Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:8f37752d3f01f959089dfb50ecd505d621748e88ce1cdfca9533e544e2e390e7","observation_id":"92406ea7-d233-41de-b64e-5c475f4d6114","resolution":{"observed_at":"2026-08-05T15:29:59.123947Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.127032Z","title":"vbench: Benchmarking Video Transcoding in the Cloud,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.127032Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:582f3c55c03fee3e2e3fcc1dbc697ca3d1592759c992cd7ca499e16eea0b208c","observation_id":"9f9e22c3-d5e1-4d49-9751-a64d1b039fc6","resolution":{"observed_at":"2026-08-05T15:29:59.127032Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.130278Z","title":"Characterizing Job Microarchitectural Profiles at Scale: Dataset and Analysis,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.130278Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:458be8a2606f5624970f9ad480a0af260dbeda3827967e9b48fcfac5c8273c15","observation_id":"21ce411f-bde7-4750-93ef-b9d2d84874cb","resolution":{"observed_at":"2026-08-05T15:29:59.130278Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.134246Z","title":"Missing the Forest for the Trees: End-to-End AI Application Performance in Edge Data Centers,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.134246Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:21e4f874c883eb519a37e155ce8239cf7a93c026f42b3735ea0c87cfec6fcc3b","observation_id":"caa6e74a-0de2-4870-b610-c1a612cd7284","resolution":{"observed_at":"2026-08-05T15:29:59.134246Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.137440Z","title":"Reflections on the Memory Wall,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.137440Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:1fce556962bdbb9ed7b94d73f2d86e1bd003253d81e94ec606c182d971815045","observation_id":"6115434a-e262-47a5-9737-5dda577ee32c","resolution":{"observed_at":"2026-08-05T15:29:59.137440Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.140708Z","title":"Accelerating Depen- dent Cache Misses with an Enhanced Memory Controller,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.140708Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:6893fbd27c361a0f77def171d7c56b620233d2694466346f53c00b5da8e0bb3f","observation_id":"113c3c38-7aca-4305-a26b-18200e415abf","resolution":{"observed_at":"2026-08-05T15:29:59.140708Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.143862Z","title":"Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.143862Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:47e3a8d7994b948b517e2c2abb4c3c8a1db5c3dd1a0368bd9afede4d8847559c","observation_id":"db748a2b-6431-4415-b330-07e4e180b131","resolution":{"observed_at":"2026-08-05T15:29:59.143862Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.147541Z","title":"A Scal- able Processing-in-Memory Accelerator for Parallel Graph Processing,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.147541Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:7c77e40bfc7642a7260d91cb6539c1e436ca87778f241dd19096a2254a042300","observation_id":"2b46a74c-ba6a-494b-b1a3-a95d777e1204","resolution":{"observed_at":"2026-08-05T15:29:59.147541Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.150662Z","title":"PIM-Enabled Instruc- tions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.150662Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:d5be43349de055c04cf4e9fda39eb95dc1e1447c1e6132a81e96c68088b3e5d1","observation_id":"f7a9d49d-5c94-4252-9bd4-08965599d71c","resolution":{"observed_at":"2026-08-05T15:29:59.150662Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.153947Z","title":"GPUs and the Future of Parallel Computing,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.153947Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:5213dc3ff29c02101de38c7354faad317e9e958a2e42b4d4a0472c3d629f79c9","observation_id":"4901d8d9-4dc1-484d-b31c-da19f738b6b1","resolution":{"observed_at":"2026-08-05T15:29:59.153947Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.157746Z","title":"Slave Memories and Dynamic Storage Allocation,","venue":null,"work_id":null,"year":1965},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.157746Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:3e216c8b3bde0bdaf9dff14968edd0f7d5726ca8ab4c3eae4e28c8f0b3d30e8c","observation_id":"b282ed5f-6041-4f0e-9b51-29dd335c8d8a","resolution":{"observed_at":"2026-08-05T15:29:59.157746Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.161127Z","title":null,"venue":null,"work_id":null,"year":1990},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.161127Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:14c1132e64051de20141dda39856620d73763e1c050d94d89638105c02301cda","observation_id":"c37e15d8-1fc8-4c25-aac7-448019dc2e90","resolution":{"observed_at":"2026-08-05T15:29:59.161127Z","resolver_source":null,"status":"parse_uncertain"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.164173Z","title":"A Case for Direct-Mapped Caches,","venue":null,"work_id":null,"year":1988},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.164173Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:470f93c12d4d9bdf6b466d461950031ef5ad024e58f714db8a3980283d77afa1","observation_id":"cbc97843-7eae-4b1f-a435-43afe61d2a84","resolution":{"observed_at":"2026-08-05T15:29:59.164173Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.168076Z","title":"High-Bandwidth Data Memory Systems for Su- perscalar Processors,","venue":null,"work_id":null,"year":1991},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.168076Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:bdb96e246cc15ca72c293c926000d4c53af8dfb21940493c3b46c14a1d4ff4c2","observation_id":"d00038a1-3ece-415e-9264-ebb3ebb33880","resolution":{"observed_at":"2026-08-05T15:29:59.168076Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.171234Z","title":"The Microarchitecture of the Intel Pentium 4 Processor on 90nm Technology,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.171234Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:e9e398baebfda42b90553ef66398c55a1dd734eae84e7fad88270ad917a1891e","observation_id":"c121ca5e-5fb9-45bb-8fb1-6325cc92b476","resolution":{"observed_at":"2026-08-05T15:29:59.171234Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.174284Z","title":"Tuning the Pentium Pro Microarchitecture,","venue":null,"work_id":null,"year":1996},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.174284Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:4f5c8a9316ba4e55253c2ebbf364925337b77b2ed7f5e233441f5da713966a92","observation_id":"f9c1e345-e53a-4522-b67d-73794bd04157","resolution":{"observed_at":"2026-08-05T15:29:59.174284Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.177515Z","title":"POWER7: IBM’s Next-Generation Server Processor,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.177515Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:777fc7dca21b2940dbf9a2225f1be9d5e2b12f80d674174d47a39bc8e93640ce","observation_id":"e0091359-6dc3-4646-9559-23d88cab83fa","resolution":{"observed_at":"2026-08-05T15:29:59.177515Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.180540Z","title":"IBM POWER7 Multicore Server Processor,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.180540Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:b835baa53fea6887d4b6a36dee72d5e6794ea98e514e4f7f2eb17f0e7676f6e9","observation_id":"24226d9b-3111-42d9-b231-777461f59433","resolution":{"observed_at":"2026-08-05T15:29:59.180540Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.183904Z","title":"IBM POWER8 Processor Core Microarchitecture,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.183904Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:a60d5b1e65485993c796ded941133ec2fdb85d7b31c445b65a3ed927ff098ea2","observation_id":"0f7a9d27-22cf-4d4b-b2a6-045dad70d4ad","resolution":{"observed_at":"2026-08-05T15:29:59.183904Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.187232Z","title":"Developing the AMD-K5 Architecture,","venue":null,"work_id":null,"year":1996},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.187232Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:03a60c77afc37bad27f20ed7626b0a58efb5e1727dda42a8fc397aad01325740","observation_id":"99e91428-ccec-48cb-82c9-29dffe4faea8","resolution":{"observed_at":"2026-08-05T15:29:59.187232Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.190278Z","title":"Content-Sensitive Data Prefetching,","venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.190278Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:45bdcd760a510e5fd7c5651fecd54f5fd68133856de64734ba1523f6574b2b7c","observation_id":"f3d1f51c-0681-4988-a231-e56f92c6164a","resolution":{"observed_at":"2026-08-05T15:29:59.190278Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.193492Z","title":"A Hardware-Based Cache Pollution Filtering Mechanism for Aggressive Prefetches,","venue":null,"work_id":null,"year":2003},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.193492Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:555407e948d68a6200a3563837bc15ad7cbabd8c26b5fe5faedfa7d55d99beac","observation_id":"352afa88-2f4b-413f-8ff9-746d4e1684bb","resolution":{"observed_at":"2026-08-05T15:29:59.193492Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.197185Z","title":"Effective Stream-Based and Execution-Based Data Prefetching,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.197185Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:af76fbd8f714df3ca8c1e0c63f9eb45ece6d1b0dbaf1a9efab69c9d3380671a2","observation_id":"6891adfa-d6a8-460d-9bd0-f5db7bb771bf","resolution":{"observed_at":"2026-08-05T15:29:59.197185Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.201020Z","title":"AC/DC: An Adaptive Data Cache Prefetcher,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.201020Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:93e449f3811317566df28678fe920cbe236902743e65f357d004e6836889b27f","observation_id":"f542ee19-44f9-45ff-8a1a-05236891dc96","resolution":{"observed_at":"2026-08-05T15:29:59.201020Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.204792Z","title":"Memory Prefetching Using Adaptive Stream Detection,","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.204792Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:311aa75ebc6e7b0ea1212120b381d25bf7f7519b2af24b48e28aff2c44b17beb","observation_id":"2e754ac4-3088-4c80-aac3-e77753961aa8","resolution":{"observed_at":"2026-08-05T15:29:59.204792Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.207897Z","title":"Pythia: A Customizable Hardware Prefetching Framework using Online Reinforcement Learning,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.207897Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:3b80c7583ae61c85bd30e79d18b589e9a151814a31870f6c8bdb181fa057e368","observation_id":"d197c86a-5945-41cb-a7f3-2bcd55e17dc4","resolution":{"observed_at":"2026-08-05T15:29:59.207897Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.211111Z","title":"Access Map Pattern Matching for Data Cache Prefetch,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.211111Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:0b7aa73caeaf4bd052b9fda5676893d4c63f695154963bacc6711d76c435df09","observation_id":"1964c81e-b20a-49c3-a181-62543f26a030","resolution":{"observed_at":"2026-08-05T15:29:59.211111Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.214492Z","title":"Stride Directed Prefetching in Scalar Processors,","venue":null,"work_id":null,"year":1992},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.214492Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:fd8303c6b801970db3aa8caff0666e320f1c50eb15883fcf254f02ae8ceec380","observation_id":"f03f87f3-98e8-46fe-af73-261c0a3313e4","resolution":{"observed_at":"2026-08-05T15:29:59.214492Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.217837Z","title":"Effective Hardware-Based Data Prefetching for High-Performance Processors,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.217837Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:79537edb656b699f7564b310536bc2cbc6f0dd4e573973e531c990d003f3c619","observation_id":"2afd11d2-4ff2-4180-905a-1f2c24159c1f","resolution":{"observed_at":"2026-08-05T15:29:59.217837Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.220935Z","title":"Domino Temporal Data Prefetcher,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.220935Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:e04fe82b3fa6d26db91f7701e86ec8d4b70b3505fac624217b1fdd2e73b0305e","observation_id":"64da2296-5d3c-4610-b6a6-09ce9d0492ce","resolution":{"observed_at":"2026-08-05T15:29:59.220935Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.224481Z","title":"DSPatch: Dual Spatial Pattern Prefetcher,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.224481Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:16a854831f7d72fc9652999f30d0589ccb89ca1e9bdd4ea50803d31a4c7e0e2f","observation_id":"145cfdcb-8e89-4df7-913d-92d5993ad994","resolution":{"observed_at":"2026-08-05T15:29:59.224481Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.227967Z","title":"Speculative Execution via Address Prediction and Data Prefetching,","venue":null,"work_id":null,"year":1997},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.227967Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:8f638271fa85f9ab401cec5d326f70c3c4d0db0a05e6643ef3c46cfac7e92935","observation_id":"29a98539-023a-42c5-9f31-c4903d25b3ec","resolution":{"observed_at":"2026-08-05T15:29:59.227967Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.231157Z","title":"Coordinated Control of Multiple Prefetchers in Multi-Core Systems,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.231157Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:d073eac1a5786766675d8a4ff04ac8d68c35cff8bc1d14dd613e19a2eddff77a","observation_id":"b17184f2-cda1-4b48-a50c-299124bd4c3b","resolution":{"observed_at":"2026-08-05T15:29:59.231157Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.234158Z","title":"A Study of Integrated Prefetch- ing and Caching Strategies,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.234158Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:76aaa125d269299cad76598f60dee0a051d62fce11c527373160fea4d75873a7","observation_id":"594b5731-86b3-4d74-a1c0-17d4ff9f5d2f","resolution":{"observed_at":"2026-08-05T15:29:59.234158Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.237475Z","title":"Generalized Correlation-Based Hardware Prefetching,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.237475Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:a5faa288cc31a013b569e3eaddc1ea94d26e41c735910f6e61561da9780ef162","observation_id":"fddd0bd5-2288-4b57-b58d-665330ba61b6","resolution":{"observed_at":"2026-08-05T15:29:59.237475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.240841Z","title":"Effective Jump-Pointer Prefetching for Linked Data Structures,","venue":null,"work_id":null,"year":1999},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.240841Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:80af31fdcef43a809f129d0d20b5941826cb8f4c9d2974175aa65188bdebf26a","observation_id":"d3f8e512-5f34-4ece-97bc-5bfa16f8a00c","resolution":{"observed_at":"2026-08-05T15:29:59.240841Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.243971Z","title":"Data Prefetching by Dependence Graph Precomputation,","venue":null,"work_id":null,"year":2001},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.243971Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:81235185d0cd18b1c083073951ac52593cfd033b227e8578bcb70885736c6252","observation_id":"d45a98ed-3a5d-4334-a489-50aa0afed889","resolution":{"observed_at":"2026-08-05T15:29:59.243971Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.247576Z","title":"Graph Prefetching Using Data Structure Knowledge,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.247576Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:759e0cd2f0c993dab470590e3e2468fffba02a5f6fe36a848883eaeb11e7f102","observation_id":"9f8bfa1e-ae72-4b3c-a154-5df4166c227a","resolution":{"observed_at":"2026-08-05T15:29:59.247576Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.250726Z","title":"Gretch: A Hardware Prefetcher for Graph Analytics,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.250726Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:f21bb438b0b4aaa1898a98a58f96d93c94ce5f7da123e286c9812ce04f4e5435","observation_id":"9489716e-7f31-4088-a0b9-7be95a0e19cc","resolution":{"observed_at":"2026-08-05T15:29:59.250726Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.254055Z","title":"PrefEdge: SSD Prefetcher for Large-Scale Graph Traversal,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.254055Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:a3cce4908f226e4a460f9ea989a1d05160288c4e3a3e15861c3594faeda318d3","observation_id":"6858e350-a61f-4ed3-b2c1-15be4deabe8f","resolution":{"observed_at":"2026-08-05T15:29:59.254055Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.257516Z","title":"Correlation-Based Hardware Prefetching,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.257516Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:c5ff63c6c485bf87f6125a3c11b7a2259c08af500e0bb67b165e9ff6085a64fd","observation_id":"70726310-9eb7-496e-bcce-9e932a847c31","resolution":{"observed_at":"2026-08-05T15:29:59.257516Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.260557Z","title":"A Stateless, Content-Directed Data Prefetching Mechanism,","venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.260557Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:a5cd6120cd0eb185bc8d515943a6050e3630c6639f79e519305ae5531ef7f8e4","observation_id":"538c5793-c785-4406-b568-d407fa79f6fe","resolution":{"observed_at":"2026-08-05T15:29:59.260557Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.263620Z","title":"Prefetching Using Markov Predictors,","venue":null,"work_id":null,"year":1997},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.263620Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:410ed566a7b268563e40e8adcf7a2accf8ae41a867386f471df94d358ed211ff","observation_id":"0472d199-2363-4457-bfb3-a1339cb253ed","resolution":{"observed_at":"2026-08-05T15:29:59.263620Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.267205Z","title":"Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers,","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.267205Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:a4f0fd25f7186684ac118706292e2caa6a545097aa87399e632dedd1814255f1","observation_id":"1582022c-807e-4bf7-bd15-a15121f59220","resolution":{"observed_at":"2026-08-05T15:29:59.267205Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.270748Z","title":"Techniques for Bandwidth-Efficient Prefetching of Linked Data Structures in Hybrid Prefetching Systems,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":93,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.270748Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:1f4872e352473cc21211eaa8f42512bf3cc43a34a1b30c0845ac2a2ef479085e","observation_id":"e28030b7-1b27-40ef-8ab3-8bd1180b780e","resolution":{"observed_at":"2026-08-05T15:29:59.270748Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.273992Z","title":"Speculative Precomputation: Long-Range Prefetching of Delinquent Loads,","venue":null,"work_id":null,"year":2001},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":94,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.273992Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:523957bde56e3b7b1fe105b94384b9feda1d573749a329cfb9f36b0ba5926112","observation_id":"d3fc38b2-90b3-4580-82ae-02b0665866e1","resolution":{"observed_at":"2026-08-05T15:29:59.273992Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.277870Z","title":"LTRF: Enabling High-Capacity Register Files for GPUs via Hardware/Software Cooperative Register Prefetching,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":95,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.277870Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:18aad870f36aaba0a5b78c708ba50ab21d752936d91248df9e3bcaa085ae0e96","observation_id":"0db0d2a0-38a2-44dc-bcc5-f236d4b54787","resolution":{"observed_at":"2026-08-05T15:29:59.277870Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.280905Z","title":"Dependence Based Prefetching for Linked Data Structures,","venue":null,"work_id":null,"year":1998},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":96,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.280905Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:c4f8dca9fdf67b201abef4e06842a445fedb8155a58a1be7aa6b69d619bfc436","observation_id":"d6f70716-1cba-41a2-989b-8f088f1decc9","resolution":{"observed_at":"2026-08-05T15:29:59.280905Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.283981Z","title":"SPAID: Software Prefetching in Pointer- and Call-Intensive Environments,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":97,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.283981Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:56dab498e5baca099dcda896445211809ab0adf772dc836d4d3a440c9b5185f4","observation_id":"68deafce-d6a4-42a7-9b29-64c4dc7e5043","resolution":{"observed_at":"2026-08-05T15:29:59.283981Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.287780Z","title":"A Prefetching Technique for Irregular Accesses to Linked Data Structures,","venue":null,"work_id":null,"year":2000},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":98,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.287780Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:38a38627f7bdba32b724340a2f962c900a83c4b30ba561a18132d4af85e0d921","observation_id":"9ec7fcdd-5214-41a6-ba33-e123aed4ade7","resolution":{"observed_at":"2026-08-05T15:29:59.287780Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.290940Z","title":"Pointer Cache Assisted Prefetching,","venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":99,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.290940Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:1e10e1f3adfaeaa871b687b0f5d76a2de89f9c53cdfa957eef9159102e2b3ae0","observation_id":"8ed7d639-613f-430d-b904-f936944c3932","resolution":{"observed_at":"2026-08-05T15:29:59.290940Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T15:29:59.294780Z","title":"TCP: Tag Correlating Prefetchers,","venue":null,"work_id":null,"year":2003},"citing_paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures","version":1},"reference_index":100,"source":"pdf_text","source_observed_at":"2026-08-05T15:29:59.294780Z"},"links":{"citing_paper":"/paper/2508.19868"},"observation_digest":"sha256:b5c06dcf061f38b0453f0ab9d96706dadf4ca204bcf007ae0e349ef47781cc94","observation_id":"24f40ce0-df6d-4101-8df4-a033b9cc9949","resolution":{"observed_at":"2026-08-05T15:29:59.294780Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2508.19868","last_updated":"2025-08-27T13:30:54Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-11T06:54:41.477961Z","submitted_at":"2025-08-27T13:30:54Z","title":"New Tools, Programming Models, and System Support for Processing-in-Memory Architectures"},"reference_resolution":{"displayed":100,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":1,"unresolved":97,"verified_exact":2,"verified_fuzzy":0},"total_outbound_references":300},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"thesis":"As of 12 August 2026, this Paper Citation Record lists 100 of 300 outbound references and 0 inbound Pith citation observations for arXiv:2508.19868."}