{"as_of":"2026-08-07T01:11:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d402e70ac24ddc43200fd71d5212fb3e5f0df98f4bca09713d34fda5266292eb","coverage":[{"denominator":32,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":32,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T14:50:58.791608Z","state":"measured"},{"denominator":40,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":40,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-06T06:34:29.942622+00:00","state":"measured"},{"denominator":8,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":8,"source":"paper_references, paper_reference_links","source_observed_at":"2026-07-08T21:33:05.730954Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-07-10T12:15:01.137692Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"cited_work":{"arxiv_id":"2508.20858","doi":"10.48550/arxiv.2508.20858","metadata_source":"pith","pith_arxiv_id":"2508.20858","snapshot_observed_at":"2026-07-10T12:15:01.137692Z","title":"Lou- vre: Relaxinghardwarerequirementsofquantum LDPC codes by routing with expanded quantum 55 instruction set","venue":"quant-ph","work_id":"99a62527-ed92-4184-9e91-54dc7f32745f","year":2025},"citing_paper":{"arxiv_id":"2507.23011","last_updated":"2025-09-13T00:02:56Z","snapshot_observed_at":"2026-07-06T22:05:22.373440Z","submitted_at":"2025-07-30T18:19:44Z","title":"Placing and routing quantum LDPC codes in multilayer superconducting hardware","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-05-19T02:09:15.662431Z"},"links":{"cited_paper":"/paper/2508.20858","citing_paper":"/paper/2507.23011"},"observation_digest":"sha256:01ef439cb6e53a4037d2d807da8a8632316ca5b8e8db765ba6511971b26d14f5","observation_id":"ef145189-2bc7-4517-9bc4-35f46dec8cbd","resolution":{"observed_at":"2026-05-19T02:11:59.381086Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"cited_work":{"arxiv_id":"2508.20858","doi":"10.48550/arxiv.2508.20858","metadata_source":"pith","pith_arxiv_id":"2508.20858","snapshot_observed_at":"2026-07-10T12:15:01.137692Z","title":"Lou- vre: Relaxinghardwarerequirementsofquantum LDPC codes by routing with expanded quantum 55 instruction set","venue":"quant-ph","work_id":"99a62527-ed92-4184-9e91-54dc7f32745f","year":2025},"citing_paper":{"arxiv_id":"2604.01040","last_updated":"2026-04-14T20:52:40Z","snapshot_observed_at":"2026-08-05T13:59:18.335508Z","submitted_at":"2026-04-01T15:50:51Z","title":"Geometry-induced correlated noise in qLDPC syndrome extraction","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-05-13T22:08:43.050338Z"},"links":{"cited_paper":"/paper/2508.20858","citing_paper":"/paper/2604.01040"},"observation_digest":"sha256:53b1c65b6423e3a4b7187242a4617ffec238eacde9c451e01a29605066514da2","observation_id":"13a9a823-98be-4275-b943-a5a5f7a5151d","resolution":{"observed_at":"2026-05-13T22:13:20.771858Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"cited_work":{"arxiv_id":"2508.20858","doi":"10.48550/arxiv.2508.20858","metadata_source":"pith","pith_arxiv_id":"2508.20858","snapshot_observed_at":"2026-07-10T12:15:01.137692Z","title":"Lou- vre: Relaxinghardwarerequirementsofquantum LDPC codes by routing with expanded quantum 55 instruction set","venue":"quant-ph","work_id":"99a62527-ed92-4184-9e91-54dc7f32745f","year":2025},"citing_paper":{"arxiv_id":"2604.09797","last_updated":"2026-04-20T21:10:18Z","snapshot_observed_at":"2026-08-03T07:43:56.563135Z","submitted_at":"2026-04-10T18:19:25Z","title":"Optimising Quantum Error Correction Using Morphing Circuits","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-05-10T17:55:08.272761Z"},"links":{"cited_paper":"/paper/2508.20858","citing_paper":"/paper/2604.09797"},"observation_digest":"sha256:856fb2e524b1f22fb8f30dbbfccc380a615a5dec8193dbb65aef925119ba355f","observation_id":"7fe1f382-5037-4fa2-9cc7-d898e00ef336","resolution":{"observed_at":"2026-05-11T05:51:08.656337Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"cited_work":{"arxiv_id":"2508.20858","doi":"10.48550/arxiv.2508.20858","metadata_source":"pith","pith_arxiv_id":"2508.20858","snapshot_observed_at":"2026-07-10T12:15:01.137692Z","title":"Lou- vre: Relaxinghardwarerequirementsofquantum LDPC codes by routing with expanded quantum 55 instruction set","venue":"quant-ph","work_id":"99a62527-ed92-4184-9e91-54dc7f32745f","year":2025},"citing_paper":{"arxiv_id":"2604.18714","last_updated":"2026-04-20T18:14:28Z","snapshot_observed_at":"2026-08-03T04:33:55.994506Z","submitted_at":"2026-04-20T18:14:28Z","title":"Efficient Routing of Quantum LDPC Codes on Programmable 2D Toric Architectures","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-05-10T04:46:26.589764Z"},"links":{"cited_paper":"/paper/2508.20858","citing_paper":"/paper/2604.18714"},"observation_digest":"sha256:5a940845b706b8f09b49acbdfee5d6c798560c298719aff8d17a1ef994b0a91a","observation_id":"83d93bcd-3bf9-4b5d-b026-d995e24bd12f","resolution":{"observed_at":"2026-05-10T11:40:19.612783Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"cited_work":{"arxiv_id":"2508.20858","doi":"10.48550/arxiv.2508.20858","metadata_source":"pith","pith_arxiv_id":"2508.20858","snapshot_observed_at":"2026-07-10T12:15:01.137692Z","title":"Lou- vre: Relaxinghardwarerequirementsofquantum LDPC codes by routing with expanded quantum 55 instruction set","venue":"quant-ph","work_id":"99a62527-ed92-4184-9e91-54dc7f32745f","year":2025},"citing_paper":{"arxiv_id":"2606.06062","last_updated":"2026-06-04T12:01:24Z","snapshot_observed_at":"2026-08-06T22:43:50.932175Z","submitted_at":"2026-06-04T12:01:24Z","title":"Barbell Codes: qLDPC Codes for Superconducting Quantum Hardware","version":1},"reference_index":15,"source":"arxiv_source","source_observed_at":"2026-06-28T00:41:15.817095Z"},"links":{"cited_paper":"/paper/2508.20858","citing_paper":"/paper/2606.06062"},"observation_digest":"sha256:2231ef9a69fa9c3fd47ae639c3e949a0bd789bc5a2454aed80c6ed956d02a4f5","observation_id":"9eb7e845-8c06-43e4-8a56-a4eab4663e45","resolution":{"observed_at":"2026-07-02T14:07:03.467667Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"cited_work":{"arxiv_id":"2508.20858","doi":"10.48550/arxiv.2508.20858","metadata_source":"pith","pith_arxiv_id":"2508.20858","snapshot_observed_at":"2026-07-10T12:15:01.137692Z","title":"Lou- vre: Relaxinghardwarerequirementsofquantum LDPC codes by routing with expanded quantum 55 instruction set","venue":"quant-ph","work_id":"99a62527-ed92-4184-9e91-54dc7f32745f","year":2025},"citing_paper":{"arxiv_id":"2606.09678","last_updated":"2026-06-08T15:59:47Z","snapshot_observed_at":"2026-08-02T08:53:17.732555Z","submitted_at":"2026-06-08T15:59:47Z","title":"The dynamic 4.8.8 Floquet code","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-06-27T16:48:32.905893Z"},"links":{"cited_paper":"/paper/2508.20858","citing_paper":"/paper/2606.09678"},"observation_digest":"sha256:4cd6adf5614a04c24f219391ac9ee021348f956d1040fb6666cb66ac428534f9","observation_id":"900d12b8-69b5-4387-95c4-113e999326c4","resolution":{"observed_at":"2026-07-03T01:07:30.439760Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"cited_work":{"arxiv_id":"2508.20858","doi":"10.48550/arxiv.2508.20858","metadata_source":"pith","pith_arxiv_id":"2508.20858","snapshot_observed_at":"2026-07-10T12:15:01.137692Z","title":"Lou- vre: Relaxinghardwarerequirementsofquantum LDPC codes by routing with expanded quantum 55 instruction set","venue":"quant-ph","work_id":"99a62527-ed92-4184-9e91-54dc7f32745f","year":2025},"citing_paper":{"arxiv_id":"2606.22853","last_updated":"2026-06-22T04:57:16Z","snapshot_observed_at":"2026-07-06T23:57:38.036151Z","submitted_at":"2026-06-22T04:57:16Z","title":"Bunny Codes: Broadening Superconducting Quantum Error Correction Capability through Advanced Control Engineering","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-06-26T08:23:35.745765Z"},"links":{"cited_paper":"/paper/2508.20858","citing_paper":"/paper/2606.22853"},"observation_digest":"sha256:0e8d88e1315bde8e09f7fe8aac864f1ad06bad7d11eea0bc5cc46ccd4f71aaf5","observation_id":"18d46ddb-f6fe-4f23-83ea-45b4e16d5642","resolution":{"observed_at":"2026-07-04T10:49:46.850850Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"cited_work":{"arxiv_id":"2508.20858","doi":"10.48550/arxiv.2508.20858","metadata_source":"pith","pith_arxiv_id":"2508.20858","snapshot_observed_at":"2026-07-10T12:15:01.137692Z","title":"Lou- vre: Relaxinghardwarerequirementsofquantum LDPC codes by routing with expanded quantum 55 instruction set","venue":"quant-ph","work_id":"99a62527-ed92-4184-9e91-54dc7f32745f","year":2025},"citing_paper":{"arxiv_id":"2607.05897","last_updated":"2026-07-07T06:50:27Z","snapshot_observed_at":"2026-08-03T04:42:43.239192Z","submitted_at":"2026-07-07T06:50:27Z","title":"Strictly Local Tile-Code Architectures on Two-Dimensional Planar Lattices","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-07-08T21:33:05.730954Z"},"links":{"cited_paper":"/paper/2508.20858","citing_paper":"/paper/2607.05897"},"observation_digest":"sha256:96f6063be62665d8fc487b9b63880457d1a5e25bb2541b1c6f4cf8d7e9700c36","observation_id":"3aae3d6b-ee52-41d4-8d6d-d813fe198231","resolution":{"observed_at":"2026-07-08T21:35:37.671355Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2508.20858/citation-record","integrity":"/paper/2508.20858/integrity","json":"/paper/2508.20858/citation-record.json","paper":"/paper/2508.20858"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.248760Z","title":"Stabilizer codes and quantum error correction","venue":null,"work_id":"4d6714c3-c2b8-47d4-9374-662525033de3","year":1997},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.675700Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:7c329e090cc1449a1dbd6d37dc00d6a602f3759150767fe402e4ff0dac58e4ce","observation_id":"45af0416-9f7b-4aa6-b1d4-378f84700324","resolution":{"observed_at":"2026-08-05T14:50:59.252084Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.238474Z","title":"A quantum engineer’s guide to superconducting qubits","venue":null,"work_id":"73158ae7-7813-4be7-a7d2-4e4c4970950b","year":2019},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.680141Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:0d49f2de8fc32324c10ffc05651c46994feb0d6433b5c5f911eb4e32d64a11d0","observation_id":"bc686997-6689-4a4e-9287-95e8013b79ba","resolution":{"observed_at":"2026-08-05T14:50:59.242647Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.228867Z","title":"Quantum error correction below the surface code threshold","venue":null,"work_id":"6b0a8705-30c5-400b-9980-26261c1cdb74","year":2024},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.684338Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:42aa6d66ffc9de48f642f6a03b92927427bac48f137a2f5b9bc4f2de7b4b9c6f","observation_id":"5fd321dd-e8f9-402c-b65d-f23ea4f0e8a1","resolution":{"observed_at":"2026-08-05T14:50:59.232241Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.218696Z","title":"High-threshold universal quantum computation on the surface code","venue":null,"work_id":"df467563-c2cb-4b57-b1fb-cb98e95f8e04","year":2009},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.688127Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:118f99dd00a1c4e2aafd90a89bb0c00ea6f0e7aa5db85ae4231675b3e5187d3e","observation_id":"82d3b3c2-17fc-4b62-9451-f1d95831f540","resolution":{"observed_at":"2026-08-05T14:50:59.222686Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.208508Z","title":"Surface codes: Towards practical large-scale quantum computation","venue":null,"work_id":"cfbc88ef-4e06-428a-b250-35c375bfcaa4","year":2012},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.692122Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:bb711a23aeebe3a1d6bd4e7839bc24f6e64f7b0a78e3a5850a98e713fd9d44d3","observation_id":"7a9ef330-3aef-4a13-b75b-d41688a730cc","resolution":{"observed_at":"2026-08-05T14:50:59.212150Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.197787Z","title":"Relaxing Hardware Requirements for Surface Code Circuits using Time-dynamics","venue":null,"work_id":"e0dbc124-f554-4cba-bf5f-69d7b03eddba","year":2023},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.695974Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:5689acaba40111bdbe426d97cea20d8cc8fafe0c2e294c439f6930b1552f3c44","observation_id":"13839c47-aa33-4495-9577-15816a81f2d6","resolution":{"observed_at":"2026-08-05T14:50:59.202083Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.188240Z","title":"Quantum low-density parity- check codes","venue":null,"work_id":"72d41de1-db65-4b24-9cca-3b3359d61d9b","year":2021},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.699855Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:f626566692538f50335ce48afa2c824983ef5ba58e5bfc9cfabf060eab9522e4","observation_id":"fb3b1b8d-9cfd-4ee7-bd02-d742e43898a5","resolution":{"observed_at":"2026-08-05T14:50:59.191614Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.16980","last_updated":"2026-05-28T15:27:54Z","snapshot_observed_at":"2026-07-06T16:53:55.269172Z","submitted_at":"2023-11-28T17:31:08Z","title":"qSIEVE: Efficient qLDPC Memory via Systolic Movement in Atom Arrays","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.16980","snapshot_observed_at":"2026-08-05T14:50:58.703243Z","title":"Matching Generalized-Bicycle Codes to Neutral Atoms for Low-Overhead Fault-Tolerance","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.703243Z"},"links":{"cited_paper":"/paper/2311.16980","citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:754576cc18b715ffa698101d17037f6748527bc7010f475253e6d713022a9635","observation_id":"eb736c2a-ebfd-411c-9d2f-f8515d4bfd95","resolution":{"observed_at":"2026-08-05T14:50:58.703243Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.178665Z","title":"3d integrated superconducting qubits","venue":null,"work_id":"5c8068f7-0908-4b9e-983a-917ef20f5624","year":2017},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.707185Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:82a9f91b9d9c368bd3b04904f30e7e325c48fb869b04c31e9eb2188154bb52ad","observation_id":"7e68b48f-59ef-4ba0-8424-75797c03ab45","resolution":{"observed_at":"2026-08-05T14:50:59.182105Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.168717Z","title":"Mod- ular superconducting-qubit architecture with a multichip tunable coupler","venue":null,"work_id":"2c047901-de26-4651-9e23-4885781596c2","year":2024},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.710790Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:bd684600b3e9162e9ecec46ad90bbaa2ac1c7829ac461ba39bf6b1eb5762e86c","observation_id":"aef40a99-8f6c-459c-892f-b7065d93176f","resolution":{"observed_at":"2026-08-05T14:50:59.172254Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.158651Z","title":"Signal crosstalk in a flip-chip quantum processor","venue":null,"work_id":"be5bd60d-6515-42c4-8ba5-b75c696a08c2","year":2024},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.714246Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:3febdbd244742d5f2ab8c5f5212837b0263dec87764c03563327df9441894ef4","observation_id":"20b8ca93-6262-4d04-a8f4-88bdff5d8de0","resolution":{"observed_at":"2026-08-05T14:50:59.162157Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2503.12603","last_updated":"2025-03-16T18:32:44Z","snapshot_observed_at":"2026-08-01T11:54:03.444366Z","submitted_at":"2025-03-16T18:32:44Z","title":"Performance Characterization of a Multi-Module Quantum Processor with Static Inter-Chip Couplers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.12603","snapshot_observed_at":"2026-08-05T14:50:58.718853Z","title":"Performance characteriza- tion of a multi-module quantum processor with static inter-chip couplers","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.718853Z"},"links":{"cited_paper":"/paper/2503.12603","citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:1707ddad14b4750f771575df53402c9857cbad7b81c102addb7a377acc5df4fe","observation_id":"5586c3c1-e39a-4af3-8700-8aafd9cb9c85","resolution":{"observed_at":"2026-08-05T14:50:58.718853Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.148477Z","title":"Solid-state qubits integrated with superconducting through-silicon vias","venue":null,"work_id":"ea96b9c2-8e14-40f2-acf4-b7f9c9976270","year":2020},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.723007Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:f1146761edacd39f1a8dcbb645fde10315f750aa9ce6f08fe465a2ab698c3383","observation_id":"74f776af-37e1-4fe9-b326-1b18a572a8b6","resolution":{"observed_at":"2026-08-05T14:50:59.151747Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2103.08536","last_updated":"2021-03-15T16:58:10Z","snapshot_observed_at":"2026-07-06T10:50:05.289989Z","submitted_at":"2021-03-15T16:58:10Z","title":"Fabrication of superconducting through-silicon vias","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2103.08536","snapshot_observed_at":"2026-08-05T14:50:58.726453Z","title":"Fabrication of superconducting through-silicon vias","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.726453Z"},"links":{"cited_paper":"/paper/2103.08536","citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:2088b06a61369dbc2462a7f3b6b1b441126aa386c29d1fe8bc9259d242006c6a","observation_id":"923c4c81-8a07-404a-88c0-1fd0756af191","resolution":{"observed_at":"2026-08-05T14:50:58.726453Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.138786Z","title":"Characterization of superconducting through-silicon vias as capacitive elements in quantum circuits","venue":null,"work_id":"a0c9eb5f-0643-4bbe-84d2-e60fd6d2b1f2","year":2023},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.730181Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:46336d47dc3051ffdbb5a1ca12a8dcdfbee8ce2a2d7e1d1a1bede46c2077b3b9","observation_id":"07d96755-5172-4bbe-b500-8e4f06237a07","resolution":{"observed_at":"2026-08-05T14:50:59.142473Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.129156Z","title":"High-threshold and low-overhead fault-tolerant quantum memory","venue":null,"work_id":"41b90bd6-d0c6-4b66-8dcd-14a909dec4b1","year":2024},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.734900Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:08fd23282c919b02dcd50bb46a1528166c4c317947de8c50de7cdde2a4cbae4a","observation_id":"805c5552-ff5a-43f2-974e-e989d057c932","resolution":{"observed_at":"2026-08-05T14:50:59.132534Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.119721Z","title":"Lowering connectivity requirements for bivariate bicycle codes using morphing circuits","venue":null,"work_id":"d9dac7d8-35aa-45fa-bbc4-4c1af49df8b5","year":2025},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.738569Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:37e2f891bf0401e751e632b533cc06e1886c5fa2f3166421628fcbb1a56679fa","observation_id":"25bc7a6f-eafb-4da0-8ae2-c694a84b2850","resolution":{"observed_at":"2026-08-05T14:50:59.123087Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.110287Z","title":"One Gate Scheme to Rule Them All: Introducing a Complex Yet Reduced Instruction Set for Quantum Computing","venue":null,"work_id":"c1e40ee3-ef46-4911-a132-aeebcb35c721","year":2024},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.742116Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:4ee614baae64843f2771c2e21e0eca209dbb59454a858b33310eec98e9edbcd2","observation_id":"01402ec6-b293-4fa8-9d74-1eaa5b9f6a30","resolution":{"observed_at":"2026-08-05T14:50:59.113501Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.100156Z","title":"Efficient implementation of arbitrary two-qubit gates using unified control","venue":null,"work_id":"5938d103-3ef8-421f-b0c2-f7ec6f01a27d","year":2025},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.746128Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:f6eeb5e0dc835447c5e57aceff0d7e9d621551da45307dd3a2755b1a51f114eb","observation_id":"f384806d-ce79-42b7-8e1e-6cfda3a7fd05","resolution":{"observed_at":"2026-08-05T14:50:59.103886Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:58.749546Z","title":"Halma: a routing-based technique for defect mitigation in quantum error correction","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.749546Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:b28305b954ccb176f7d1ba7256ad480666fd4696e376c15b31fe9d831db0d9c0","observation_id":"ea7ffa4d-5005-48e0-86b3-4b87f37a4d2c","resolution":{"observed_at":"2026-08-05T14:50:58.749546Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.19430","last_updated":"2026-07-14T14:35:38Z","snapshot_observed_at":"2026-08-06T18:03:54.049462Z","submitted_at":"2025-07-25T16:57:21Z","title":"Directional Codes: a new family of quantum LDPC codes on hexagonal- and square-grid connectivity hardware","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.19430","snapshot_observed_at":"2026-08-05T14:50:58.753497Z","title":"Directional codes: a new family of quantum ldpc codes on hexagonal- and square-grid connectivity hard- ware","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.753497Z"},"links":{"cited_paper":"/paper/2507.19430","citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:9b9c1223f8b7a132f0b30f0eb877bbb19b4b6f31993275a2ab9057490f38a703","observation_id":"b16433d2-ee56-4636-bfe8-927ff67765a8","resolution":{"observed_at":"2026-08-05T14:50:58.753497Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.089491Z","title":"Tangling schedules eases hardware connectivity requirements for quantum error correction","venue":null,"work_id":"aa419541-420c-4f7e-8ae8-ee182d0ccba6","year":2024},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.757075Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:f20e275976988575c485baa7af0681bcab0d437492e4db5f64feea925f2fba84","observation_id":"e19252c1-2f8f-4d74-86a5-ea5891db553d","resolution":{"observed_at":"2026-08-05T14:50:59.093234Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:58.760354Z","title":"Demonstration of low-overhead quantum error correction codes","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.760354Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:ba6c6fb4a413665a722bbb5bd7364e793ea351d4de3dd46ffa7f8b682a0ae611","observation_id":"aa8e00e6-258e-40f7-b109-d53b1178e504","resolution":{"observed_at":"2026-08-05T14:50:58.760354Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2306.16400","last_updated":"2023-06-28T17:50:33Z","snapshot_observed_at":"2026-07-06T15:47:57.565746Z","submitted_at":"2023-06-28T17:50:33Z","title":"Quantum two-block group algebra codes","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2306.16400","snapshot_observed_at":"2026-08-05T14:50:58.763514Z","title":"Quantum two-block group algebra codes","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.763514Z"},"links":{"cited_paper":"/paper/2306.16400","citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:04186d2a30508545f3c0ff08ac7016780078d15361c15b6dde3409ba8057b655","observation_id":"10af10c1-f5cd-4068-859a-58bc97a37415","resolution":{"observed_at":"2026-08-05T14:50:58.763514Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.077325Z","title":"High-rate quantum LDPC codes for long-range-connected neutral atom registers","venue":null,"work_id":"ad1d2910-a22e-4a7f-9ba8-09aee629b76c","year":2025},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.767254Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:10a88d1bab7e9096288f6885b81635a808f076d0f6986662c013fefcb6d79afc","observation_id":"56884384-fe1e-4e12-8af9-b5dfdfb49d05","resolution":{"observed_at":"2026-08-05T14:50:59.081882Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.066694Z","title":"Benchmarking the Planar Hon- eycomb Code","venue":null,"work_id":"bf0d73e5-2567-4334-bb06-21a2ee99de59","year":2022},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.770311Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:2bd62529250a946bd52e1513adbd6f6e383431985ab192e8dbce987af19bb932","observation_id":"ec1e0254-27b8-4f45-a12d-0ba436b47c3c","resolution":{"observed_at":"2026-08-05T14:50:59.070447Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2507.23011","last_updated":"2025-09-13T00:02:56Z","snapshot_observed_at":"2026-07-06T22:05:22.373440Z","submitted_at":"2025-07-30T18:19:44Z","title":"Placing and routing quantum LDPC codes in multilayer superconducting hardware","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.23011","snapshot_observed_at":"2026-08-05T14:50:58.774240Z","title":"Placing and routing non-local quan- tum error correcting codes in multi-layer superconducting qubit hardware","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.774240Z"},"links":{"cited_paper":"/paper/2507.23011","citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:258e82705fa033c8e6578f29b01d260ee2968a8c06bac5bb97a7ad219ab87e25","observation_id":"c9b61897-7265-48a1-b6aa-0b3f6a8b20bc","resolution":{"observed_at":"2026-08-05T14:50:58.774240Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.055659Z","title":"Geometric wire routing","venue":null,"work_id":"507fd07a-ffd0-415a-afbe-553f69b38f15","year":1998},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.777914Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:e4181827bbfc2bd4742357bfb6e9ff5d3a58bd01459a35cbd8b656f9432f26e1","observation_id":"2d622876-ed30-4c79-a4c6-c4b3910b9877","resolution":{"observed_at":"2026-08-05T14:50:59.059787Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.045117Z","title":"Embedding planar graphs at fixed vertex locations","venue":null,"work_id":"9033ae39-0e51-4a03-bab9-5e14e2045025","year":2001},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.781793Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:2aba88a1f92b5b18442636c8e95a2abf660688584278a7c3231da7a1af076ac9","observation_id":"d19b379b-2e2c-4df4-a783-d0bc20b2d012","resolution":{"observed_at":"2026-08-05T14:50:59.048998Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.034760Z","title":"Minimum length embedding of planar graphs at fixed vertex locations","venue":null,"work_id":"c62eec36-394a-41e2-b805-598488ab2620","year":2013},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.785029Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:afda56a9659887623e87d855f791934d402bb2a74af8b41cfdc2878e08150960","observation_id":"6a01d6b6-b5bc-4022-839e-40423bf1d8c3","resolution":{"observed_at":"2026-08-05T14:50:59.038250Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T14:50:59.022114Z","title":"A new algorithm for embedding plane graphs at fixed vertex loca- tions","venue":null,"work_id":"3327400b-8b1a-42fc-84c8-61c60947bcb3","year":2021},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.788319Z"},"links":{"citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:6549f15b53799e5a70aaf4e1d578a21d90aa30f251d11b8dc3a609e9e29fe3c0","observation_id":"d3d9cd4b-2374-4f5d-a706-74d045303dbc","resolution":{"observed_at":"2026-08-05T14:50:59.027489Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.08887","last_updated":"2025-08-22T04:09:12Z","snapshot_observed_at":"2026-07-06T21:08:10.094049Z","submitted_at":"2025-04-11T18:00:05Z","title":"Planar quantum low-density parity-check codes with open boundaries","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.08887","snapshot_observed_at":"2026-08-05T14:50:58.791608Z","title":"Planar quantum low-density parity-check codes with open boundaries","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-05T14:50:58.791608Z"},"links":{"cited_paper":"/paper/2504.08887","citing_paper":"/paper/2508.20858"},"observation_digest":"sha256:d803523abac708fba1d50dbc7e53d3cbbeeb6217c52bfb1ca264d371225d89e9","observation_id":"74148fb8-aa60-4ac2-868a-3f696205ecfe","resolution":{"observed_at":"2026-08-05T14:50:58.791608Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2508.20858","last_updated":"2025-08-28T14:53:40Z","latest_version":1,"primary_category":"quant-ph","snapshot_observed_at":"2026-08-05T14:50:56.888960Z","submitted_at":"2025-08-28T14:53:40Z","title":"Louvre: Relaxing Hardware Requirements of Quantum LDPC Codes by Routing with Expanded Quantum Instruction Set"},"reference_resolution":{"displayed":32,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":9,"verified_exact":0,"verified_fuzzy":23},"total_outbound_references":32},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 32 of 32 outbound references and 8 inbound Pith citation observations for arXiv:2508.20858."}