{"as_of":"2026-07-31T14:03:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:bd8ea8a5454575f4e8777b66d294dbeaadb80888364fd500e2d890dd0b11089e","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-07-31T06:34:12.847434+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-07-30T13:30:50.758024Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-11T07:50:59.930382Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2508.21265","last_updated":"2025-08-28T23:37:51Z","snapshot_observed_at":"2026-07-06T22:20:21.987156Z","submitted_at":"2025-08-28T23:37:51Z","title":"SCE-NTT: A Hardware Accelerator for Number Theoretic Transform Using Superconductor Electronics","version":1},"cited_work":{"arxiv_id":"2508.21265","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2508.21265","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"SCE-NTT: A hardware accelerator for number theoretic transform using superconductor electronics","venue":null,"work_id":"14818f6b-cd4f-4cc2-8be3-78463c70c837","year":2025},"citing_paper":{"arxiv_id":"2604.08705","last_updated":"2026-04-09T18:53:51Z","snapshot_observed_at":"2026-07-06T22:57:45.084987Z","submitted_at":"2026-04-09T18:53:51Z","title":"qPRO-AQFP: Post-Routing Optimization of AQFP Circuits with Delay Line Clocking","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-05-10T16:56:14.284735Z"},"links":{"cited_paper":"/paper/2508.21265","citing_paper":"/paper/2604.08705"},"observation_digest":"sha256:f35b84bbd9068382a7ee5c4e7ac88145cbf44c92083096186f9e53aca55773ee","observation_id":"4b5b996f-bfc9-49e7-898f-4a0fe0ad13d8","resolution":{"observed_at":"2026-05-11T07:50:59.934840Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-07-31T06:34:12.847434+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-07-31T06:34:12.847434+00:00","source":"crossref"},{"observed_at":"2026-07-31T06:34:08.642788+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.21265","last_updated":"2025-08-28T23:37:51Z","snapshot_observed_at":"2026-07-06T22:20:21.987156Z","submitted_at":"2025-08-28T23:37:51Z","title":"SCE-NTT: A Hardware Accelerator for Number Theoretic Transform Using Superconductor Electronics","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2508.21265","snapshot_observed_at":"2026-07-30T13:30:50.758024Z","title":"SCE-NTT: A hardware accelerator for number theoretic transform using superconductor electronics,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.23761","last_updated":"2026-07-26T17:16:26Z","snapshot_observed_at":"2026-07-30T23:56:42.184831Z","submitted_at":"2026-07-26T17:16:26Z","title":"Bridging AQFP Technology Legalization and Physical Design: Layout-Aware Buffer and Splitter Insertion via Width--Depth Product Minimization","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-07-30T13:30:50.758024Z"},"links":{"cited_paper":"/paper/2508.21265","citing_paper":"/paper/2607.23761"},"observation_digest":"sha256:0281e4cd8065ea874b40aec179537f5fc39153522f4d557445c8f25a40c68190","observation_id":"ab531316-afe5-4704-be22-195a04517205","resolution":{"observed_at":"2026-07-30T13:30:50.758024Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2508.21265/citation-record","integrity":"/paper/2508.21265/integrity","json":"/paper/2508.21265/citation-record.json","paper":"/paper/2508.21265"},"outbound":[],"paper":{"arxiv_id":"2508.21265","last_updated":"2025-08-28T23:37:51Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T22:20:21.987156Z","submitted_at":"2025-08-28T23:37:51Z","title":"SCE-NTT: A Hardware Accelerator for Number Theoretic Transform Using Superconductor Electronics"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-07-31T06:34:12.847434+00:00","source":"crossref"},{"observed_at":"2026-07-31T06:34:08.642788+00:00","source":"retraction_watch"}],"thesis":"As of 31 July 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2508.21265."}