{"as_of":"2026-08-21T03:51:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a1ac9326c99b36af66b585c7fb6761c64fde5ce482b6d033d108d7ba80fa4871","coverage":[{"denominator":33,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":33,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T05:28:06.400750Z","state":"measured"},{"denominator":34,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":34,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-20T06:33:59.587034+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-15T15:43:58.746925Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":1,"source":"arxiv_reference","source_observed_at":"2026-08-05T02:28:24.338817Z","state":"measured"}],"external_citation_measurements":[{"count":0,"observed_at":"2026-08-05T02:28:24.338817Z","source":"arxiv_reference"}],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"cited_work":{"arxiv_id":"2509.05532","doi":"10.48550/arxiv.2509.05532","metadata_source":"arxiv_reference","pith_arxiv_id":"2509.05532","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Z., Kopur, Y ., Karamuftuoglu, M","venue":"ArXiv.org","work_id":"e5bdee49-78fb-441d-979f-a6a4cae85e3e","year":2025},"citing_paper":{"arxiv_id":"2603.04966","last_updated":"2026-04-05T06:59:24Z","snapshot_observed_at":"2026-08-19T04:23:40.777209Z","submitted_at":"2026-03-05T09:02:09Z","title":"Programmable superconducting neuron with intrinsic in-memory computation and dual-timescale plasticity for ultra-efficient neuromorphic computing","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-15T15:43:58.746925Z"},"links":{"cited_paper":"/paper/2509.05532","citing_paper":"/paper/2603.04966"},"observation_digest":"sha256:9f13ffc469a317ccaf3484a218a13d12e2d50c09550fbc093382b44bff720e9a","observation_id":"0d47b5cf-26ae-4776-91b1-6e5887c8c2ca","resolution":{"observed_at":"2026-05-15T15:46:12.084765Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2509.05532/citation-record","integrity":"/paper/2509.05532/integrity","json":"/paper/2509.05532/citation-record.json","paper":"/paper/2509.05532"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.251165Z","title":"Hardware implementation of spiking neural networks on fpga,","venue":null,"work_id":"bcd4fff0-18b7-4d3f-ae18-f748b191bcea","year":2020},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.283576Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:f45b37d9b20903cea7c9b9348f42981f7cb645a52c3c0516c84e5562b5ad01a1","observation_id":"a8198f0c-fad7-427b-b1aa-e65d6fb32aa0","resolution":{"observed_at":"2026-08-05T05:28:07.254702Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.241568Z","title":"Optical neural networks: progress and challenges,","venue":null,"work_id":"90129cae-f3ee-4193-a110-8a1c52affdd9","year":2024},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.287849Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:3e8f1d3fc276f6fa244ae3d6fc90dde65df451b7448466d276e6a9712e9bccfe","observation_id":"5a1a7971-dbfd-497c-856a-bc836724099c","resolution":{"observed_at":"2026-08-05T05:28:07.245175Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.231381Z","title":"Power-efficient combinatorial optimization using intrinsic noise in memristor hopfield neural networks,","venue":null,"work_id":"81ad04ac-3f82-44ac-aef8-031d5aa520be","year":2020},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.290925Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:1c883b79ac87a58cf2a75a6c1aedc0f3fabfc584c765fd87bd1ebcc897f9cc8d","observation_id":"9a2c65d1-0327-44e0-b4fc-6d21ff21b362","resolution":{"observed_at":"2026-08-05T05:28:07.234521Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.222191Z","title":"Cresti,Beyond-CMOS: State of the Art and Trends, ser","venue":null,"work_id":"f1017221-677f-4531-957f-97fb3cbd1256","year":2023},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.295670Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:0ff2d721a1da09803cde30b0d51a995d484ac6162c6aadcb91d96992a3185c68","observation_id":"02f6759c-25ed-42bf-86b0-40a4cb6ce121","resolution":{"observed_at":"2026-08-05T05:28:07.225328Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.211916Z","title":"Spiking neuron devices consisting of single-flux-quantum circuits,","venue":null,"work_id":"2a09c1d0-e615-4bba-b890-80020a65aaef","year":2006},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.299207Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:66725dd9734dbc788a70d9ba462fc5b0550479118352dd480e1147d73f54974a","observation_id":"bfd33dc4-63d8-483c-b336-5c405684e24e","resolution":{"observed_at":"2026-08-05T05:28:07.215445Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1103/physreve.95.032220","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Synchronization dynamics on the picosecond time scale in coupled Josephson junction neurons,","venue":"Physical review. E","work_id":"d2f492a1-c9a5-4eaa-a90a-ae4e33cb9fa9","year":2017},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.302920Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:5ae5b36c5fbc33b82b4caacfe17995309052797f464223596c91f82409b03517","observation_id":"3401f6c9-6650-4af3-a49f-ad9f6b6b9f4b","resolution":{"observed_at":"2026-08-05T05:28:06.485454Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:06.306816Z","title":"Josephson junction simulation of neurons,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.306816Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:561ee925253c37f0353c20de59657eccd27b4d7165b7ff124f1aa092731be3d2","observation_id":"70f68c03-27ca-47c6-91d2-08a1325cec43","resolution":{"observed_at":"2026-08-05T05:28:06.306816Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.201195Z","title":"Relating superconducting optoelectronic networks to classical neurodynamics,","venue":null,"work_id":"1e9dabb4-cbfa-4cb4-81a3-6094e975e568","year":null},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.309599Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:d29ca68bd6eda070db73d2937984ac8eea03cbc9651a66c8f7af3cb47ca3576e","observation_id":"0fb00a2e-236c-457b-8242-3391f405cb16","resolution":{"observed_at":"2026-08-05T05:28:07.204652Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.190362Z","title":"Stochastic single flux quantum neuromorphic computing using magnetically tunable josephson junctions,","venue":null,"work_id":"3b8dab5d-3d3d-4117-bb66-95a45d3a634c","year":2016},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.316594Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:4f84ab555afac88a9acbd43566f07fc4de38e221af896ea5e387cdcea76acf6b","observation_id":"bbfb5e2a-bd5a-4567-9c27-5d21a4fd98ed","resolution":{"observed_at":"2026-08-05T05:28:07.194132Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1126/sciadv.1701329","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Ultralow power artificial synapses using nanotextured magnetic josephson junctions,","venue":"Science Advances","work_id":"3faca1cb-31c8-4754-8208-2bf8d8d7043a","year":2018},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.319534Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:be877f2ee43b46ba4f18179281a36b77ca750d7385357785e7429eecb68b5f9f","observation_id":"f2b065b2-2b49-4aed-83bd-b0a79e067630","resolution":{"observed_at":"2026-08-05T05:28:06.468404Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.180861Z","title":"Design of a power efficient artificial neuron using superconducting nanowires,","venue":null,"work_id":"cd061698-49e1-4bce-8b08-77d9a39a3801","year":2019},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.323064Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:4447e7e25bed51b850b62ef6674f44099d95f940d44ae4946c8f6e71195c67c3","observation_id":"9d14429a-13c2-4020-8f38-45a9113f5cfa","resolution":{"observed_at":"2026-08-05T05:28:07.184423Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1063/1.5042421","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Spiking neuron circuits using superconducting quantum phase-slip junctions,","venue":"Journal of Applied Physics","work_id":"7fcc2f46-1b3c-43b8-81d8-b4d4ffd1c227","year":2018},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.326402Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:f81c6b9abce687e8d58d6d6ce5ecfc80b6a057043a94f4474311e070a2dabc33","observation_id":"65f0dbae-b2a0-4337-ae93-91d118fbe05a","resolution":{"observed_at":"2026-08-05T05:28:06.457920Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.170451Z","title":"High-speed and low-power superconducting neuromorphic cir- cuits based on quantum phase-slip junctions,","venue":null,"work_id":"a02a54f8-4e0a-4b12-b1ad-e2b7d2994aff","year":2021},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.329469Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:44289d1fd5ae40edfa48c3a7d1655209614916a5d34077bdb6d3db939cf7c880","observation_id":"4e113b4f-aefc-4018-942a-b7b578e78495","resolution":{"observed_at":"2026-08-05T05:28:07.174325Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.160078Z","title":"Hybrid rsfq-qfp superconducting neuron,","venue":null,"work_id":"932509f7-a636-4a62-a45e-6daf60141445","year":2023},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.332328Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:237495a0825a8c5413848fddb7eea4affaa89b7cce4bfde6c14eca32c55050d6","observation_id":"d4cf0014-7991-4c4c-9326-e1db6e50c0ae","resolution":{"observed_at":"2026-08-05T05:28:07.163852Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1088/2634-4386/ad207a","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Harnessing stochasticity for superconductive multi-layer spike- rate-coded neuromorphic networks,","venue":"Neuromorphic Computing and Engineering","work_id":"744e7666-23b1-41bb-a3a5-579898fbf284","year":2024},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.335792Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:0b9997f401ddd7c51de7a228d200e8673a2f1d44527dbbc27c066e94d5f4726f","observation_id":"2a9b94fc-298d-4352-9387-a06f218e3ac2","resolution":{"observed_at":"2026-08-05T05:28:06.447956Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.149996Z","title":"Biosfq circuit family for neuromorphic computing: Bridging digital and analog domains of superconductor technologies,","venue":null,"work_id":"4287c9b8-adc4-4cae-af76-fcbb7e6e7068","year":2023},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.339712Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:c5738cc870be567257099a297266b7c4c33d3d4516ae420323318e53b987262a","observation_id":"b3e9a808-b504-4761-b97e-7673d978e35e","resolution":{"observed_at":"2026-08-05T05:28:07.153706Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.138680Z","title":"Development of a neuromorphic network using biosfq circuits,","venue":null,"work_id":"ecdfb5a9-e10c-4ed3-a061-6461af8e876b","year":2025},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.342642Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:1b028422b747239c9d99f599e38265cd1617f1f00ac447967cf17eb38f10ef19","observation_id":"97275bca-f1ed-4c3f-b28d-c4930094ddd9","resolution":{"observed_at":"2026-08-05T05:28:07.141808Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:06.345551Z","title":"A superconducting synapse exhibiting spike-timing dependent plasticity,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.345551Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:cbaf1fcffb0b920c18923cf484e49ccb0add7e1fe7c48dc0be855a41fd67b4d2","observation_id":"fc4a229e-b850-4396-9d3c-3869ce7b6441","resolution":{"observed_at":"2026-08-05T05:28:06.345551Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.129040Z","title":"Learning dynamics on the picosecond timescale in a superconducting synapse structure,","venue":null,"work_id":"0f19e1d1-eceb-4f96-ab51-c17feb81772e","year":null},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.348642Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:f8bca85b8d03a5b64027745fbe8bc4785e4896991033f8f6f88c9dc7ba0543c5","observation_id":"92b21dcd-a270-4a8f-be78-c39dc870dee0","resolution":{"observed_at":"2026-08-05T05:28:07.132457Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.118791Z","title":"An on-chip trainable neuron circuit for sfq-based spiking neural networks,","venue":null,"work_id":"1e8645c1-44b8-4b6a-963d-bd12a3b47b9d","year":2024},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.356307Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:3cd84554dbc5439bb90756d33d3b1bff2f7556dd9f215b09a588f24550fd1ca9","observation_id":"5be26cfb-526f-443a-9ae5-1b4520ad9302","resolution":{"observed_at":"2026-08-05T05:28:07.122074Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:06.366616Z","title":"A binary neural computing unit with programmable gate using sfq and cmos hybrid circuit,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.366616Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:37c9f30c2b6742a4b1c9c27baae4cef74def1cc4efd27efaa91ec280da1a24e4","observation_id":"e88f0c6e-a3d5-40e9-bcbe-5845be961557","resolution":{"observed_at":"2026-08-05T05:28:06.366616Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.038197Z","title":"Sushi: Ultra-high-speed and ultra-low-power neuromorphic chip using superconducting single-flux-quantum circuits,","venue":null,"work_id":"d9d8a2c2-4ef3-4606-ab36-88ddff1da82c","year":2023},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.369426Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:06ba47defeb0dbf1775431de96c52dbafef6db3d557d17a33f4042308695107d","observation_id":"c5367790-d59e-46f9-b7aa-e90bcbcd5ba4","resolution":{"observed_at":"2026-08-05T05:28:07.041558Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1812.10354","last_updated":"2020-07-06T20:04:38Z","snapshot_observed_at":"2026-08-14T17:38:16.338551Z","submitted_at":"2018-12-26T16:08:03Z","title":"Single Flux Quantum Based Ultrahigh Speed Spiking Neuromorphic Processor Architecture","version":3},"cited_work":{"arxiv_id":"1812.10354","doi":null,"metadata_source":"pith","pith_arxiv_id":"1812.10354","snapshot_observed_at":"2026-08-05T05:28:06.864919Z","title":"Single Flux Quantum Based Ultrahigh Speed Spiking Neuromorphic Processor Architecture","venue":"cs.ET","work_id":"f98c6ae5-66a3-4fd5-9655-dea3a43ba86a","year":2018},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.372448Z"},"links":{"cited_paper":"/paper/1812.10354","citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:2e99655454bc54929f001206c133856cbc064a0277a4eed57f990ef0c6dc4674","observation_id":"03cbc221-6646-4781-a9dd-452701e728ae","resolution":{"observed_at":"2026-08-05T05:28:06.868557Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.098059Z","title":"Scalable superconductor neuron with ternary synaptic connections for ultra-fast snn hardware,","venue":null,"work_id":"9215315f-45ea-4147-a4e1-19499021e30b","year":null},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.375634Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:e14bc0dffd6728c171bfb99adfc8e7e104f425bf5cfbd8ca188fc2ef19618c4d","observation_id":"19be6a26-1943-4b21-8b3c-fdfe38d2b73c","resolution":{"observed_at":"2026-08-05T05:28:07.101768Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:06.849710Z","title":"Advanced fabrication processes for superconducting very large scale integrated circuits,","venue":null,"work_id":"e6c41ad7-f15d-456c-8e95-54b9355b9a5d","year":2016},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.382869Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:33909088172ff851f08a696f91ef7e216f27bf2874506b21696e6b426448edf6","observation_id":"e9e54459-baec-44e1-8ed9-44b203c023e2","resolution":{"observed_at":"2026-08-05T05:28:06.853372Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.088212Z","title":"Multi-task learning using uncer- tainty to weigh losses for scene geometry and semantics,","venue":null,"work_id":"352a8a07-f3ac-48cd-90d8-876f4282e691","year":2018},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.386648Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:6c972aaf401d47b34a4ca148557aeac246bbe1bd96d85208564cefc41bd0d9b4","observation_id":"a29346ac-cf44-47e5-874c-6dca6dad2543","resolution":{"observed_at":"2026-08-05T05:28:07.091586Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1088/1361-6668/adaaa9","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Available: https://dx.doi.org/10.1088/1361-6668/adaaa9","venue":"Superconductor Science and Technology","work_id":"3d981e48-63f1-49a5-a06c-9566b6b7d6c1","year":null},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.379291Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:8d9397b9e845cc1103154de8a4a5e95ebe374a054687b3ba7286c24a9bcad472","observation_id":"c4a0fff5-bef6-4d1b-9434-ce0a92a37073","resolution":{"observed_at":"2026-08-05T05:28:06.425174Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.077794Z","title":"Rsfq logic/memory family: a new josephson-junction technology for sub-terahertz-clock-frequency digital systems,","venue":null,"work_id":"dcc0a936-046d-4669-b365-130f398b2efd","year":1991},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.393194Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:2d340309182ab2d74b445c939632d8ec5a4fa48ed2bdf5cf1ca0c92fa0ad1b9d","observation_id":"53ab2ae8-c3f9-4fd4-8c24-cda4f4fe4c94","resolution":{"observed_at":"2026-08-05T05:28:07.081661Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:06.672050Z","title":"Unsupervised learning of digit recognition using spike-timing-dependent plasticity,","venue":null,"work_id":"99e7a911-ee0d-4e38-84df-f729efceff7d","year":2015},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.396879Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:6808b29bc84bcdccc2f9a1fcac7906468af8a8763f6442d1bf5d9ca62dbf9238","observation_id":"eaaa7192-3014-4c61-a036-14b4028255a9","resolution":{"observed_at":"2026-08-05T05:28:06.676067Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1810.04650","last_updated":"2019-01-11T12:57:32Z","snapshot_observed_at":"2026-08-14T18:16:38.784510Z","submitted_at":"2018-10-10T17:18:09Z","title":"Multi-Task Learning as Multi-Objective Optimization","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1810.04650","snapshot_observed_at":"2026-08-05T05:28:06.389470Z","title":"Multi-task learning as multi-objective opti- mization,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.389470Z"},"links":{"cited_paper":"/paper/1810.04650","citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:26ac68626367f6419a685efd841c25abaa7d80d17d784c6c99d2c26d2c24d745","observation_id":"46de8e50-82ec-4b9c-98a8-c54eb89756fc","resolution":{"observed_at":"2026-08-05T05:28:06.389470Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T05:28:07.107866Z","title":"Unsupervised sfq-based spiking neural network,","venue":null,"work_id":"4feb274d-2acb-4daf-a0d7-71067a830586","year":2024},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.400750Z"},"links":{"citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:5bd8744a41d74d11eb3b406dc769ddffc1d8a490f70c0a86860ce51a6d2fd53c","observation_id":"791f5afc-013a-4898-94f1-17c0ac1e8e27","resolution":{"observed_at":"2026-08-05T05:28:07.111773Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.18016","last_updated":"2024-09-26T16:23:53Z","snapshot_observed_at":"2026-08-16T13:15:03.538089Z","submitted_at":"2024-09-26T16:23:53Z","title":"Relating Superconducting Optoelectronic Networks to Classical Neurodynamics","version":1},"cited_work":{"arxiv_id":"2409.18016","doi":null,"metadata_source":"pith","pith_arxiv_id":"2409.18016","snapshot_observed_at":"2026-08-05T05:28:07.067076Z","title":"Relating Superconducting Optoelectronic Networks to Classical Neurodynamics","venue":"cs.NE","work_id":"33b8b9a5-845d-4cd2-8bf4-2bed2cde6425","year":2024},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.312937Z"},"links":{"cited_paper":"/paper/2409.18016","citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:19cc96aa4bf13e1810c37cbbde98de0193e08f98e0e1fbc49b593fbe9d888f6b","observation_id":"6e9504ab-488f-4dc6-a2fa-903b1862daf6","resolution":{"observed_at":"2026-08-05T05:28:07.070564Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.02754","last_updated":"2025-04-03T16:46:19Z","snapshot_observed_at":"2026-08-16T12:44:11.969585Z","submitted_at":"2025-04-03T16:46:19Z","title":"Learning dynamics on the picosecond timescale in a superconducting synapse structure","version":1},"cited_work":{"arxiv_id":"2504.02754","doi":null,"metadata_source":"pith","pith_arxiv_id":"2504.02754","snapshot_observed_at":"2026-08-05T05:28:07.051926Z","title":"Learning dynamics on the picosecond timescale in a superconducting synapse structure","venue":"cond-mat.supr-con","work_id":"387f23e3-0929-453c-ac6f-d0b752fd28f8","year":2025},"citing_paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips","version":1},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-05T05:28:06.352174Z"},"links":{"cited_paper":"/paper/2504.02754","citing_paper":"/paper/2509.05532"},"observation_digest":"sha256:eaff24bdff8cdf10ccf61afb1ebb892c874fac02c742188b14132628e86ac8b9","observation_id":"1b0c2097-dfcc-4919-adfa-266da0d83bea","resolution":{"observed_at":"2026-08-05T05:28:07.055372Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2509.05532","last_updated":"2025-09-05T23:00:59Z","latest_version":1,"primary_category":"cs.ET","snapshot_observed_at":"2026-08-20T15:34:51.559030Z","submitted_at":"2025-09-05T23:00:59Z","title":"SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips"},"reference_resolution":{"displayed":33,"state_counts":{"malformed_identifier":1,"metadata_mismatch":2,"parse_uncertain":0,"unresolved":3,"verified_exact":9,"verified_fuzzy":18},"total_outbound_references":33},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 33 of 33 outbound references and 1 inbound Pith citation observation for arXiv:2509.05532."}