{"as_of":"2026-08-21T11:02:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:cad140cf79957d63432bf728fca1b88c6187b1c4213fc88ef5be1647337aaf20","coverage":[{"denominator":16,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":16,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T16:10:34.696444Z","state":"measured"},{"denominator":16,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":16,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-21T06:32:19.484+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2509.08608/citation-record","integrity":"/paper/2509.08608/integrity","json":"/paper/2509.08608/citation-record.json","paper":"/paper/2509.08608"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.908273Z","title":"From Cloud RAN to Open RAN,","venue":null,"work_id":"e351cbeb-5200-4930-80af-80b1c11ac760","year":2020},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.635837Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:9b4b1e00523bb8682b0dcd9a16552606f6f97bfd89a257825282d275d16d7e9d","observation_id":"1e6a11ba-4ed6-4402-894b-288faf02365f","resolution":{"observed_at":"2026-08-15T16:10:34.911912Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.896202Z","title":"Intelligent O-RAN Beyond 5G: Architecture, Use Cases, Challenges, and Opportunities,","venue":null,"work_id":"fb728bd7-276b-44ad-bc89-5caf98fec99d","year":2024},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.641171Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:9b9406cb67cf77288f1a6333b6bd36df9fa5be47692724a16fa98d3e82aef03f","observation_id":"c12ebaeb-d41d-4fc9-9269-bd99c24225a9","resolution":{"observed_at":"2026-08-15T16:10:34.901095Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.884611Z","title":"QoS aware resource allocation for coexistence mechanisms between eMBB and URLLC: Issues, challenges, and future directions in 5G,","venue":null,"work_id":"ccacba53-dfc5-442c-9ee9-835247f61d7f","year":2024},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.645524Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:a9d2dfd93b32fadf1356a59dc5c09264d4437b8003339fe15fc521339dfcb252","observation_id":"872160b0-c740-4709-b6be-69744c87a48e","resolution":{"observed_at":"2026-08-15T16:10:34.888496Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.872784Z","title":"Recommendation ITU-R M.2160-0: Framework and overall objectives of the future development of IMT for 2030 and beyond,","venue":null,"work_id":"65b66796-31c1-423c-973f-4b377f6ced46","year":2023},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.650110Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:f40ba9a8aec6fda4cb7b86a2d04b971d425cf8f16e3ff067928338b71552e683","observation_id":"43f3a1af-9056-4ece-8a0a-2a8e88a0da9e","resolution":{"observed_at":"2026-08-15T16:10:34.876948Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.860883Z","title":"End-to-end learning for OFDM: From neural receivers to pilotless communication,","venue":null,"work_id":"77024cd7-faea-473a-a781-cbbf0741fda8","year":2021},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.654025Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:11154ae912f2c3d412542d0cc8fde24a7aab4cecbf7719b497a4c6c80bf71f60","observation_id":"3bbb49d8-32cf-4fef-96ce-6b8756eba22c","resolution":{"observed_at":"2026-08-15T16:10:34.864918Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.849468Z","title":"Energy-efficient 5G for a Greener Future,","venue":null,"work_id":"e20f2c94-af44-4ec8-8c9a-1610ae532ebb","year":2020},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.658287Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:635a80cbf3a509997e64ab848d8202b0b3766acff88d484f14b1ac409067eda3","observation_id":"8b5232a6-fa62-4f80-92ad-222cf23d5739","resolution":{"observed_at":"2026-08-15T16:10:34.853338Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.839650Z","title":"Ericsson Mobility Report,","venue":null,"work_id":"0f2c3efb-6596-442f-81db-fd131219c06c","year":2021},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.662545Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:dc7d2867d5899e783e7faba82d6ef81a970d2f6c7def0c7f8289c37d07fec655","observation_id":"3fdf8240-cc21-4f13-a7ce-8d382335b922","resolution":{"observed_at":"2026-08-15T16:10:34.842810Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.829100Z","title":"MemPool: A Scalable Manycore Architecture With a Low-Latency Shared L1 Memory,","venue":null,"work_id":"fb845cb8-99dc-44ee-9c2c-b360148a1fb6","year":2023},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.666456Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:8772c74ef963da69d72daf1d05f46fed9bdc9113fc16a8f158201dd06a18148d","observation_id":"4cefe530-7d0a-4826-b41d-d84dbc4b27a8","resolution":{"observed_at":"2026-08-15T16:10:34.832866Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.817851Z","title":"MiniFloats on RISC-V Cores: ISA Extensions With Mixed-Precision Short Dot Products,","venue":null,"work_id":"df125c8c-cb61-4a3f-adf6-f5f297a5781e","year":2024},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.670244Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:790f9f05e1392602bc89700b0fabd2a9092f09895e87d659d42993f684cd6b41","observation_id":"b665deb7-5289-4f9d-8644-6c529b3c2ce2","resolution":{"observed_at":"2026-08-15T16:10:34.821916Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.806969Z","title":"Enabling Efficient Hybrid Systolic Computation in Shared-L1-Memory Manycore Clusters,","venue":null,"work_id":"118d0dd7-d708-4bd8-a332-37cb0c2f292e","year":2024},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.674164Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:89b549b3d41d734dd517214608af224e40ccc07817965932c5faab7f3c2b51c1","observation_id":"2f0abfe4-dc44-4085-a3cb-1e61b06efa69","resolution":{"observed_at":"2026-08-15T16:10:34.810917Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.793659Z","title":"A 1095 pJ/b 219 Mb/s Application-specific Instruction-set Processor for Distributed Massive MIMO in 22FDX,","venue":null,"work_id":"f9add309-1763-467e-b993-e0d1c85cb800","year":2024},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.678113Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:d1f862916f535ca025651bfce69512066b697dc2666a476fa2c716f2fafc3d7d","observation_id":"27119cc2-20f8-4ce4-bb35-9977ff325ece","resolution":{"observed_at":"2026-08-15T16:10:34.798137Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.780123Z","title":"DXT501:An SDR-Based Baseband MP-SoC for Multi-Protocol Industrial Wireless Communication,","venue":null,"work_id":"51cdcbbc-dc25-48e8-9a8a-0e466ae192d0","year":2022},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.681747Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:9d3ef1c57bdb7139c67b65a34a50f93f02792e43857171b615993c13917b00ab","observation_id":"4370c3c7-23ec-4ca1-baf6-6e5cea7e5d01","resolution":{"observed_at":"2026-08-15T16:10:34.785182Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.765464Z","title":"A 105GOPS 36mm2 heterogeneous SDR MPSoC with energy-aware dynamic scheduling and iterative detection-decoding for 4G in 65nm CMOS,","venue":null,"work_id":"0fc462db-3a98-45f2-97cc-423c82f5180f","year":2014},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.685579Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:9bd6ad8c03f9a710813a773bb8a85761a620c973d84cc554407ff9335c14747d","observation_id":"0c6e357a-7042-4983-baf4-ab01dd592509","resolution":{"observed_at":"2026-08-15T16:10:34.770878Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.752330Z","title":"A 283 pJ/b 240 Mb/s Floating- Point Baseband Accelerator for Massive MU-MIMO in 22FDX,","venue":null,"work_id":"87127954-e612-4dc3-94a4-ccb600a279cd","year":2022},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.689841Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:11a9b6b8b2ef94778d36ef744f6487c358e90ec2d6d45bd8a44136c8177f9528","observation_id":"6b5b634c-2330-490e-8bf5-a1cdd60b8bda","resolution":{"observed_at":"2026-08-15T16:10:34.756622Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.738344Z","title":"BayesBB: A 9.6Gbps 1.61ms Configurable All-Message Passing Baseband-Accelerator for B5G/6G Cell-Free Massive-MIMO in 40nm CMOS,","venue":null,"work_id":"a3a14c85-3fbf-42cf-b6f9-e654b770dfb4","year":2024},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.693336Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:0ee66dbc9df2e5cc82530dcc9e577327175044a8aadfa3851c2103387ef48710","observation_id":"8715b6b9-b5c6-4bd7-83af-7d0a04a88978","resolution":{"observed_at":"2026-08-15T16:10:34.742646Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:10:34.723310Z","title":"A 1.96 Gb/s Massive MU-MIMO Detector for Next- Generation Cellular Systems,","venue":null,"work_id":"1947b071-400a-4796-b1ef-62204b409830","year":2020},"citing_paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-15T16:10:34.696444Z"},"links":{"citing_paper":"/paper/2509.08608"},"observation_digest":"sha256:aee02c2e1e876bb6f673afd9702c45cede69c8da7447e618d88f162ae3e00a27","observation_id":"fa20409d-4c64-4e46-aab5-88f40c81bc5b","resolution":{"observed_at":"2026-08-15T16:10:34.730002Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2509.08608","last_updated":"2025-09-10T14:05:43Z","latest_version":1,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-15T15:59:00.809399Z","submitted_at":"2025-09-10T14:05:43Z","title":"A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN"},"reference_resolution":{"displayed":16,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":16},"total_outbound_references":16},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 16 of 16 outbound references and 0 inbound Pith citation observations for arXiv:2509.08608."}