{"as_of":"2026-08-23T22:47:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:54aff687e223d9d959479e3e451f85b53851970aac40e67652123b6fa164352c","coverage":[{"denominator":37,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":37,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-04T18:47:47.836201Z","state":"measured"},{"denominator":37,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":37,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-23T06:30:58.430688+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2509.09774/citation-record","integrity":"/paper/2509.09774/integrity","json":"/paper/2509.09774/citation-record.json","paper":"/paper/2509.09774"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.721156Z","title":"Prentice Hall Professional, 2003","venue":null,"work_id":null,"year":2003},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.721156Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:d785de6c65189a92b44bdbc8d830017128c5538e9c2c1fbb04cba55a094957ba","observation_id":"076f899d-053b-4a6b-89d4-42ce263e29ff","resolution":{"observed_at":"2026-08-04T18:47:47.721156Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.725362Z","title":"Springer Science & Business Media, 1989","venue":null,"work_id":null,"year":1989},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.725362Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:d64236d3ff9168e2a4277f264f1b563bf794ac6c0ff4bf372745a404f824a266","observation_id":"98fe5e56-27c1-499a-9f6c-91ced649f8d2","resolution":{"observed_at":"2026-08-04T18:47:47.725362Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.728796Z","title":"Vivado design suite—vivadohls","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.728796Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:424c911c8b334c1caca73c2ae1da14557610259f59d82e414ad20bb6311dd2df","observation_id":"70051588-5d07-4643-859b-46e6a718f5db","resolution":{"observed_at":"2026-08-04T18:47:47.728796Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.731805Z","title":"Anderson, Stephen Brown, and Tomasz Cza- jkowski","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.731805Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:4dbd2fea2688e89be9870efb49b45814d7269d4cf5dd15e7907df29f13fb3b7d","observation_id":"0cb9457e-e87f-4519-9b57-3bee721fe758","resolution":{"observed_at":"2026-08-04T18:47:47.731805Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.735038Z","title":"Bambu: A modular framework for the high level synthesis of memory-intensive applications","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.735038Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:315a9c285166eae417c808d4fd827ee6b12132c1ec0d0b47d7c4f2101fc9dcc4","observation_id":"68646607-2c51-440d-986a-2f95cff93778","resolution":{"observed_at":"2026-08-04T18:47:47.735038Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.738689Z","title":"Scalehls: A new scalable high-level synthesis framework on multi-level intermediate represen- tation","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.738689Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:78d8e1cd2ad6e1938a1f5254583aba566bb89b220b663cefe6f5484c3250e723","observation_id":"7d2c8496-47bf-488b-8204-b2782316faba","resolution":{"observed_at":"2026-08-04T18:47:47.738689Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.742341Z","title":"Chisel: Constructing Hardware in a Scala Embed- ded Language","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.742341Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:e167e9c7b10c7c1f3cb383800c08517ed69ce56c4a74a344d996cbe22b789316","observation_id":"354dbf52-cf27-4059-aedc-4caed113bae0","resolution":{"observed_at":"2026-08-04T18:47:47.742341Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.745642Z","title":null,"venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.745642Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:64c94dffc5024e6f62c508407dbe1c0b5256f85b793376107b57583b54a6f98c","observation_id":"dd524577-f9c5-49d3-8847-3358c6778d61","resolution":{"observed_at":"2026-08-04T18:47:47.745642Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.748895Z","title":"Scala language specification","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.748895Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:bb987961dc467d0684f7007213cbc0a128fb5dfa121ad79d0f6dac4959016673","observation_id":"d816108c-14ce-431d-8445-51de05caa733","resolution":{"observed_at":"2026-08-04T18:47:47.748895Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.752066Z","title":"Thundergp: Resource-efficient graph processing framework on fpgas with hls.ACM Trans","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.752066Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:529ab7adadb5791a88b4f01a0f64b9777ebde31d486f810d369b4b285a378be2","observation_id":"51866967-0ec6-45de-9869-c44ae11721aa","resolution":{"observed_at":"2026-08-04T18:47:47.752066Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.755347Z","title":"Gahls: an optimized graph analytics based high level synthesis framework.Scientific Reports, 13(1), 12 2023","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.755347Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:d4a2598b5c6aa5664b9fca82b90dfe7a1b385029d2b9edb07704dfceba2db208","observation_id":"e1df6fdb-2fda-4b8c-92cd-076566109065","resolution":{"observed_at":"2026-08-04T18:47:47.755347Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.758464Z","title":"Peter Hofstee","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.758464Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:e75fa1928e8e26d3438f8b7599699995fe584af31b961ea021ec8ba314d601ab","observation_id":"e71fe5e1-8abb-4c9c-bc13-b9d50d13a852","resolution":{"observed_at":"2026-08-04T18:47:47.758464Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.761328Z","title":"Energy-efficient acceleration of mapreduce applications using fpgas","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.761328Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:ae8a2849c10a3a2dfc236a9e799b1f321dadf3ab13d096ebf641abec42c79b09","observation_id":"a65249d1-2af8-44b0-83b5-04f55c703190","resolution":{"observed_at":"2026-08-04T18:47:47.761328Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.764578Z","title":"Hardware accelerated novel optical de novo assembly for large-scale genomes","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.764578Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:bbfc3be7b125a3b3d23a2d626543be8b8dca6c676f62a0ad97aeb2e7ff1f3cad","observation_id":"6f6b9b4b-3601-4440-acb6-58b0bec2d520","resolution":{"observed_at":"2026-08-04T18:47:47.764578Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.768124Z","title":"Algorithm-hardware co-design for bqsr acceleration in genome analysis toolkit","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.768124Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:28fc92ccbf85f3363b8c5482a9ef9fcc6be223ce476c351417aadc9470752d26","observation_id":"609d9bc6-fad3-4432-8b30-0fbf8fe76453","resolution":{"observed_at":"2026-08-04T18:47:47.768124Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.771089Z","title":"Hardware acceleration of long read pairwise overlapping in genome sequencing: A race between fpga and gpu","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.771089Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:59e30f1931ccef0b829f9190e26f761b70d02ff8c5a17f0b2ef06b5a6372f451","observation_id":"25678fb1-9a3d-4c94-b0c1-e51457951853","resolution":{"observed_at":"2026-08-04T18:47:47.771089Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.774217Z","title":"Nothaft, Qijing Huang, Sagar Karandikar, Johnny Le, Andrew Lin, Howard Mao, Brendan Sweeney, Krste Asanovi ´c, David A","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.774217Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:b3ee86dd159a4c24adb754ea8abb16d6511e753bd04596dc5ab3c912c2699c1e","observation_id":"c39f73e7-7230-4b98-b7a8-728320e8f684","resolution":{"observed_at":"2026-08-04T18:47:47.774217Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.777230Z","title":"Wright, and Samuel Williams","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.777230Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:4cfe8df8b2996091a3891d1561d619f04111d13eea9b5a783a095a29c019bb8b","observation_id":"f107f35f-37ec-485e-b124-cef601021f91","resolution":{"observed_at":"2026-08-04T18:47:47.777230Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.780197Z","title":"Accelerating face detection on programmable soc using c-based synthe- sis","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.780197Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:e85204da6ea3af76e002eb0bff15d63e52aed0693d4222855567dd6059d423c2","observation_id":"4612c0f1-2d94-4f95-b3ae-58d046704557","resolution":{"observed_at":"2026-08-04T18:47:47.780197Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.783054Z","title":"Fiplib: An image processing library for fpgas using high-level synthesis.Int","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.783054Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:c664713b5f0485f316506c185581110c9109b2c8c04a262f5b43910958f50463","observation_id":"6d421eb7-5228-43cc-b575-a2ff1c696ca5","resolution":{"observed_at":"2026-08-04T18:47:47.783054Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.788710Z","title":"Preußer, Nicholas J","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.788710Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:60221f0e2d66499987d220e4c12a15d888923c27d0afda8178d6af331408c1cc","observation_id":"30d15ac1-130e-4936-9dba-88fb377f3d9c","resolution":{"observed_at":"2026-08-04T18:47:47.788710Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.792058Z","title":"Systolic-cnn: An opencl- defined scalable run-time-flexible fpga accelerator architecture for ac- celerating convolutional neural network inference in cloud/edge com- puting","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.792058Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:366de628d72765ab6e56f7fddca35feff57a4853120aba2e3b6e362ba0cf75b5","observation_id":"b0ae608b-38ab-4f75-b418-a62bbf45bb9d","resolution":{"observed_at":"2026-08-04T18:47:47.792058Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.795079Z","title":"Duarte, S","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.795079Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:99b808d5f7636bd7157267a54b7bb7aee520fd7f7c28c51006f39a4fdb21b345","observation_id":"615038a5-3aed-4d20-b86d-b2220c88ed64","resolution":{"observed_at":"2026-08-04T18:47:47.795079Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.798375Z","title":"A scalable and efficient convolutional neural network accelerator using hls for a system-on-chip design.Microprocessors and Microsystems, 87:104363, 2021","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.798375Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:d0127fc15e8f372fa9e5a292bbfbf636c00163e55a967f4177ad7d0c96f54f26","observation_id":"4a5df87b-3895-4575-9796-e442c6e15a21","resolution":{"observed_at":"2026-08-04T18:47:47.798375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.801458Z","title":"An overview of today’s high-level synthesis tools.Des","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.801458Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:461bac1974044f2da975b2cf7038716e5b978dce8a705a1a10afca7ceb531b14","observation_id":"e569eb97-9e35-4896-bb27-35cd9a36b454","resolution":{"observed_at":"2026-08-04T18:47:47.801458Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.804484Z","title":"A survey and evalua- tion of fpga high-level synthesis tools.IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 35(10):1591–1604, 2016","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.804484Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:7ffe1df1e9b8b4d189d636a27d19d6b61d35b09d759340b0633e2cd2a6379f0f","observation_id":"aa20053d-0508-4b94-93f0-7397edb3ad39","resolution":{"observed_at":"2026-08-04T18:47:47.804484Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.807541Z","title":"High-level synthesis versus hardware construc- tion","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.807541Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:a3b11ff7dd91e8088f1566d3a15157d02720be4b9350cc8e598c8c2349b29f6a","observation_id":"514b18a6-3907-4f9b-8d8a-94df159f1fcc","resolution":{"observed_at":"2026-08-04T18:47:47.807541Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.810453Z","title":"H ¨am¨al¨ainen","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.810453Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:8cb7cb2148aa15043eddc93be8b5ea4b0200e6f3cf750e097a0882200a0701c0","observation_id":"e5470ab6-5316-4214-8481-d8e5de07bc0d","resolution":{"observed_at":"2026-08-04T18:47:47.810453Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.813444Z","title":"An algorithm for the machine calculation of complex fourier series.Mathematics of Computation, 19(90):297– 301, 1965","venue":null,"work_id":null,"year":1965},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.813444Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:cc8f5eb757ff7c90f931fcce3bffef3762c9e57bdd5322cc652d7b90feee586e","observation_id":"f146f87f-1ee2-4d8d-a993-5c1711639945","resolution":{"observed_at":"2026-08-04T18:47:47.813444Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.816705Z","title":"An adaptation of the fast fourier transform for parallel processing.Journal of the ACM (JACM), 15(2):252–264, 1968","venue":null,"work_id":null,"year":1968},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.816705Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:e38e234e66d8957665a2cf74614e1b1d7c53626732e8e061598b441339060968","observation_id":"7283a661-a36e-4185-8cb5-044ae228dc99","resolution":{"observed_at":"2026-08-04T18:47:47.816705Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.819642Z","title":"Computer gener- ation of streaming sorting networks","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.819642Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:b89aad93185e206263d1c80b2c6ba31684aaeaffb8e4a5185ee49b12a229aca5","observation_id":"c50b1923-8fb2-42ad-8429-5c170076170b","resolution":{"observed_at":"2026-08-04T18:47:47.819642Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.822334Z","title":"Milder, and James C","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.822334Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:a0921fbec05a53641758021fee70eee050f72cb8c5f9fc39c963dd73b7dee235","observation_id":"e245e9fb-2274-4414-b4d9-f0e0e5da2505","resolution":{"observed_at":"2026-08-04T18:47:47.822334Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.825115Z","title":"Jarvinen, P","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.825115Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:3bb6c85d56ed314d50449151623938a2fb49c426a9acdbf331733f76dfb2d8aa","observation_id":"835f8f6a-259e-4544-a78b-d96960b92742","resolution":{"observed_at":"2026-08-04T18:47:47.825115Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.827750Z","title":"Towards a Flexible Hardware Implementation for Mixed-Radix Fourier Transforms","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.827750Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:970870872a39726cff3924385996cdd046e51b7a3b8157d5e5f1ca372a095e58","observation_id":"9c7af5da-b19b-441d-a0f6-00cde790fcdc","resolution":{"observed_at":"2026-08-04T18:47:47.827750Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.830430Z","title":"Milder, Aliaksei Sandryhaila, Franz Franchetti, James C","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.830430Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:b100acffb082c45e36acbb619075604eafe98d471574b29d5f662078a1715973","observation_id":"b7234f6d-cdab-4e7c-8758-ea8f5f8accb6","resolution":{"observed_at":"2026-08-04T18:47:47.830430Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.833219Z","title":"Hoe, and Markus P ¨uschel","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.833219Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:165f03443431828eb72b4b61379ecac8f535aea642092e80b2f46b4d4f97f167","observation_id":"be67106e-0a04-4dbc-b287-1a9a1a3bbbcd","resolution":{"observed_at":"2026-08-04T18:47:47.833219Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T18:47:47.836201Z","title":"Rafique, N","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-04T18:47:47.836201Z"},"links":{"citing_paper":"/paper/2509.09774"},"observation_digest":"sha256:35abf578f1795b69688b7d7f46d9ea6eabfa94690ed79bd91539b7197c73ebc9","observation_id":"1dfa9d35-84d7-4ea8-8020-72afb81f0bed","resolution":{"observed_at":"2026-08-04T18:47:47.836201Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2509.09774","last_updated":"2025-09-11T18:10:04Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-09T17:04:28.965669Z","submitted_at":"2025-09-11T18:10:04Z","title":"Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads"},"reference_resolution":{"displayed":37,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":37,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":37},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"thesis":"As of 23 August 2026, this Paper Citation Record lists 37 of 37 outbound references and 0 inbound Pith citation observations for arXiv:2509.09774."}