{"as_of":"2026-08-09T08:37:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:c2f2216bc7f88c68d902e28a565d212d74d51bd3198698fb28abcded521e8ff8","coverage":[{"denominator":56,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":56,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-04T17:57:36.878620Z","state":"measured"},{"denominator":56,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":56,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2509.10409/citation-record","integrity":"/paper/2509.10409/integrity","json":"/paper/2509.10409/citation-record.json","paper":"/paper/2509.10409"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.440313Z","title":"d.].https://investors.rigetti.com/static-files/fbac3801-223f-4f0f- a207-47d25084a1d7","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.440313Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:adee18212fd2833a7623aa4d73be2e4a02ff7afd28d83dd638225b9fbc19af5f","observation_id":"60c97fb3-74e6-4d52-a564-21672c1873a6","resolution":{"observed_at":"2026-08-04T17:57:33.440313Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.488852Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.488852Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:37377f8e4ceb061f8ff3c887596d3c0a82d48b554abf58768ba9437c35234e72","observation_id":"75678a24-0327-4484-858c-d703e3622a18","resolution":{"observed_at":"2026-08-04T17:57:33.488852Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.592717Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.592717Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:1747f0a4319279ccf08d94aa4c1fca3afc0175b7dff04d049914623786816f85","observation_id":"2cf069cb-37c0-46ce-8ce7-8578f8e8410f","resolution":{"observed_at":"2026-08-04T17:57:33.592717Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.655754Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.655754Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:fa3e2f33364ac3fc9765cf1223781bac21ea31a330ed6ace4b829ec65d17f456","observation_id":"5534baa4-b81e-40fa-8674-4b60747ef648","resolution":{"observed_at":"2026-08-04T17:57:33.655754Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.731882Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.731882Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:1ed387318147f4a595f9261d271124c202476cad6794bfe513ec1fcec7a9eb6a","observation_id":"95f3a225-b9b8-47d5-9c97-783e5b8fce2d","resolution":{"observed_at":"2026-08-04T17:57:33.731882Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.770091Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.770091Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:a04ad964ee9c66d41fc800f2c0acbc8d8edfec02dd173e99ce65916cebe231f3","observation_id":"ca074cd6-78c1-4bef-903d-3b50674ea25c","resolution":{"observed_at":"2026-08-04T17:57:33.770091Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.837479Z","title":"fake_provider (latest version) | IBM Quantum Documentation — quantum.cloud.ibm.com.https://quantum.cloud.ibm.com/docs/en/ api/qiskit-ibm-runtime/fake-provider","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.837479Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:35a5293c7d3c9bfbb2a14763dde834ca71ebc12128b434b29474ba257352dc7a","observation_id":"b1926716-3d42-406e-bb51-4db480e929e0","resolution":{"observed_at":"2026-08-04T17:57:33.837479Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.874060Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.874060Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:f3392b542079204603fdfe5b5cae5b841a77314e957a8f0d1712a947018c81ff","observation_id":"e569038c-3f0e-4107-a7de-2fba6c910f7f","resolution":{"observed_at":"2026-08-04T17:57:33.874060Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.946954Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.946954Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:c1cd6ae9c22ad90db9614442e7b766a464b8aa4369417b79aee5904a9602d854","observation_id":"e28b6315-7da6-4730-9171-7593c231973b","resolution":{"observed_at":"2026-08-04T17:57:33.946954Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2305.06687","last_updated":"2023-05-11T09:45:47Z","snapshot_observed_at":"2026-07-06T15:25:55.416337Z","submitted_at":"2023-05-11T09:45:47Z","title":"Mapping quantum circuits to modular architectures with QUBO","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2305.06687","snapshot_observed_at":"2026-08-04T17:57:34.051280Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.051280Z"},"links":{"cited_paper":"/paper/2305.06687","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:b7f5a4bf47cbfac72888394d51161690ffdd9db654cf3c36851f9059d5827ed6","observation_id":"ebed954d-0482-41df-a386-ec687fc56545","resolution":{"observed_at":"2026-08-04T17:57:34.051280Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.113251Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.113251Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:c214489cf42144c811a720284bc6dd398d2c24e6aba01cded300a7655e2ac83b","observation_id":"6e77e539-174f-4097-b7d6-e8a38228ba1e","resolution":{"observed_at":"2026-08-04T17:57:34.113251Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.278943Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.278943Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:e24e3d4ef13d678dcceeb8a6c0d68a2b120fcd49ed7d2821eebbe120ac76e5c6","observation_id":"f0f4c366-e95b-4d3e-8474-c2254a8b7fb5","resolution":{"observed_at":"2026-08-04T17:57:34.278943Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.382173Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.382173Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:8c436d0712cddf30045f7a910edcff560d36536e8bb41cafc739b4c7eaba110e","observation_id":"15a3a21e-5367-4a20-9834-57b818f76f06","resolution":{"observed_at":"2026-08-04T17:57:34.382173Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.421478Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.421478Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:1049d686657056331e1f9468479f1d6ebd688b35693163c09a8af446b364504d","observation_id":"ae607d33-cd4a-49f1-84a1-1ce6a476c26c","resolution":{"observed_at":"2026-08-04T17:57:34.421478Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.09036","last_updated":"2025-05-14T00:20:56Z","snapshot_observed_at":"2026-08-07T15:45:35.732890Z","submitted_at":"2025-05-14T00:20:56Z","title":"Hardware-aware Compilation for Chip-to-Chip Coupler-Connected Modular Quantum Systems","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.09036","snapshot_observed_at":"2026-08-04T17:57:34.486425Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.486425Z"},"links":{"cited_paper":"/paper/2505.09036","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:9d6662523df658b7358c908d98e0c65661e9acbee088e8d781963200982e4099","observation_id":"42e0645e-6347-4927-a3a5-1d3fe93fb2af","resolution":{"observed_at":"2026-08-04T17:57:34.486425Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.18458","last_updated":"2024-12-24T14:32:06Z","snapshot_observed_at":"2026-08-05T03:52:13.753926Z","submitted_at":"2024-12-24T14:32:06Z","title":"Hardware-aware Circuit Cutting and Distributed Qubit Mapping for Connected Quantum Systems","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.18458","snapshot_observed_at":"2026-08-04T17:57:34.558579Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.558579Z"},"links":{"cited_paper":"/paper/2412.18458","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:47978e986f8bc7244be276a85cadc5823518f334c16b362741a3b9e4f819a086","observation_id":"f35d605c-b3c1-41a2-b238-81ecc6436451","resolution":{"observed_at":"2026-08-04T17:57:34.558579Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.18709","last_updated":"2024-12-24T23:59:54Z","snapshot_observed_at":"2026-07-06T20:12:59.152345Z","submitted_at":"2024-12-24T23:59:54Z","title":"Efficient Circuit Cutting and Scheduling in a Multi-Node Quantum System with Dynamic EPR Pairs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.18709","snapshot_observed_at":"2026-08-04T17:57:34.627662Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.627662Z"},"links":{"cited_paper":"/paper/2412.18709","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:74053ae0b31d68669904f78f56c81ae501a6df551c26c0a2b51a5d99cdf227b6","observation_id":"27ebce4b-766c-48fa-9ee6-e91ca59d6eaf","resolution":{"observed_at":"2026-08-04T17:57:34.627662Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.693483Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.693483Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:4fd1f8b68af74b64006084f2f320663573bee6f84f1003687b896876208df347","observation_id":"440e031f-473a-4aff-80b6-8869698e5b28","resolution":{"observed_at":"2026-08-04T17:57:34.693483Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.730044Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.730044Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:236dc46fc3a660e9620cff5f1b744550fc8dd339eada7660505aad3512b831c0","observation_id":"c7728d1a-db66-45ae-88b5-70bd44f6ec15","resolution":{"observed_at":"2026-08-04T17:57:34.730044Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1411.4028","last_updated":"2014-11-14T19:57:57Z","snapshot_observed_at":"2026-07-06T04:00:38.324755Z","submitted_at":"2014-11-14T19:57:57Z","title":"A Quantum Approximate Optimization Algorithm","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1411.4028","snapshot_observed_at":"2026-08-04T17:57:34.793593Z","title":null,"venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.793593Z"},"links":{"cited_paper":"/paper/1411.4028","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:5d4354024301cfba86ac7c145579516e7be06635cdaf26eb65ae0df30f7c3a66","observation_id":"ac94f05c-8c9a-4a4a-86c8-818fea83f31e","resolution":{"observed_at":"2026-08-04T17:57:34.793593Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.864117Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.864117Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:1597999d552b3611a5443fd45a20f8cdaaa1a88e5afdddef4e2ac43fe4d02e6b","observation_id":"938e944a-e4ba-4195-8f66-9688c8acb9e7","resolution":{"observed_at":"2026-08-04T17:57:34.864117Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.937546Z","title":null,"venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.937546Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:e4e13fe2afc8f07b9a80dd2fead95e10b3df4eac97616910a35051668a045e5f","observation_id":"4a6a9574-fd03-4023-9a9e-5e29fa833ca3","resolution":{"observed_at":"2026-08-04T17:57:34.937546Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.000823Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.000823Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:3c5430e367868e30440d16127e63c7c3c66bbc85f0c40d8e36837278fa6b653e","observation_id":"e3945239-66ec-40e5-ba0c-e5e94c7e2461","resolution":{"observed_at":"2026-08-04T17:57:35.000823Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"0712.0921","last_updated":"2007-12-06T12:04:25Z","snapshot_observed_at":"2026-07-06T01:32:57.934114Z","submitted_at":"2007-12-06T12:04:25Z","title":"Going Beyond Bell's Theorem","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"0712.0921","snapshot_observed_at":"2026-08-04T17:57:35.072697Z","title":"Greenberger, Michael A","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.072697Z"},"links":{"cited_paper":"/paper/0712.0921","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:e6556728ed5bfdd4912b73d7231612136ef54c20191088bb77dad30df6e5c5fc","observation_id":"464d851d-93e9-44c3-b1bf-c251e55b24bf","resolution":{"observed_at":"2026-08-04T17:57:35.072697Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.08478","last_updated":"2026-07-30T22:10:34Z","snapshot_observed_at":"2026-08-06T05:53:23.871131Z","submitted_at":"2025-01-14T22:41:29Z","title":"SEQC: Stratify-Elaborate Quantum Compilation Towards Modular Hybrid Architectures","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.08478","snapshot_observed_at":"2026-08-04T17:57:35.175033Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.175033Z"},"links":{"cited_paper":"/paper/2501.08478","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:f3ab35a48d642c51018825af78a859f99f0a9f0d22a06ec83b0d07ea9eb87cd8","observation_id":"37e83630-96d5-4bd1-b490-980537aa3a29","resolution":{"observed_at":"2026-08-04T17:57:35.175033Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.238154Z","title":"Stein, Chenxu Liu, Wenqi Wei, Juntao Chen, Ang Li, and Ying Mao","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.238154Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:450d0f41a65766bc320c9678ee12276b6b64891dc17b64cf3f62be160283180f","observation_id":"31af5f23-f89b-4588-a822-ea7ae2f157b7","resolution":{"observed_at":"2026-08-04T17:57:35.238154Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.307926Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.307926Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:58a34aa15cd8a543a9489de76a3335b49b790cc86b79256e08a626559d57cae6","observation_id":"2e5d4cb4-a7d4-4717-95f7-a26043a2084d","resolution":{"observed_at":"2026-08-04T17:57:35.307926Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.339231Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.339231Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:7ca352c22ac8012d1ccc38eeca527980983bdad9d56dc2561926e11edc5e30f7","observation_id":"aef4b5e8-75bc-404f-a800-ae42996fadcb","resolution":{"observed_at":"2026-08-04T17:57:35.339231Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.428255Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.428255Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:b1960f9cb37a625624df34beaa00c0b1bee691555ceec9ec02ea7d6b039875aa","observation_id":"dc46aa39-97eb-44e9-981a-71e0928571ae","resolution":{"observed_at":"2026-08-04T17:57:35.428255Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.481200Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.481200Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:3a75b6012d0a08f8fcefa53be95e8014f5721271588d652f61a11d15e6977b45","observation_id":"95906de6-7616-4171-b273-37556963d80f","resolution":{"observed_at":"2026-08-04T17:57:35.481200Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.511897Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.511897Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:0a99d5813798298c5b80758e9451bfef0dec4ca781bb74c72a5dd520adfd09cd","observation_id":"6caac946-2b09-42d8-877d-a6e9fe2aaa83","resolution":{"observed_at":"2026-08-04T17:57:35.511897Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.564422Z","title":null,"venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.564422Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:03ba68c756aee031d884417f0898d764c28433ab9731b603f5e5716d015d8598","observation_id":"a9f23764-dab0-49d0-b96d-2d92847658e2","resolution":{"observed_at":"2026-08-04T17:57:35.564422Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.648383Z","title":null,"venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.648383Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:657664ce1f5374c2c71275f75d93f31df54d7385cc6eba22fcb38d0994c40c34","observation_id":"4e0ed38f-cd7d-473b-a7e0-bf51ce8f3894","resolution":{"observed_at":"2026-08-04T17:57:35.648383Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.706512Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.706512Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:03fe85955bfd9ada1da9dd23d6c5352f122ac8245c13f113e50f8ef6ea4b49d2","observation_id":"3f2a8da8-8f1c-46bb-b13e-4fae3fd3f360","resolution":{"observed_at":"2026-08-04T17:57:35.706512Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.783670Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.783670Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:786ed0c6b222161a7ece6f2022afe1357da8c542425c849d187a9d1902d61b97","observation_id":"e23a2a23-f759-44b4-85d7-8f11a22a5e1a","resolution":{"observed_at":"2026-08-04T17:57:35.783670Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.813032Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.813032Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:0677f4a719d100c5da0b623e69169cfe2f34682f4428b16414b51c28f9924759","observation_id":"8951915b-be55-4268-a994-b58f34dd4c15","resolution":{"observed_at":"2026-08-04T17:57:35.813032Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.866350Z","title":"Nickerson, Joseph F","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.866350Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:84f67edc65477ca7d420fcdab3580431e28c659452289f165ba092b4ccd7a53f","observation_id":"0cc6a163-0cf3-4fb3-a0ae-e1ffcfa8d362","resolution":{"observed_at":"2026-08-04T17:57:35.866350Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.952936Z","title":"2010.Quantum Computation and Quantum Information","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.952936Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:023bfa5baec156414f84db8d3aaefb63f27d7bf66dc043ba642a33005679e813","observation_id":"59a4311c-b062-49b7-8994-02608762ac88","resolution":{"observed_at":"2026-08-04T17:57:35.952936Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.895533Z","title":null,"venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.895533Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:2fdfc802613659a0525744eb685003db9444784ce2ac1984812782253c998322","observation_id":"6b7b8ab4-559e-4f1f-ab77-d3a62f0cdefd","resolution":{"observed_at":"2026-08-04T17:57:35.895533Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.091365Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.091365Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:be3ab3a1188bdcc80dc11fae7b7bd2c842f607aeae40fa3c6ec437c5c36d53c7","observation_id":"d015a66b-fffd-406b-94ec-4d788530f6d0","resolution":{"observed_at":"2026-08-04T17:57:36.091365Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.12603","last_updated":"2025-03-16T18:32:44Z","snapshot_observed_at":"2026-08-07T17:00:17.144904Z","submitted_at":"2025-03-16T18:32:44Z","title":"Performance Characterization of a Multi-Module Quantum Processor with Static Inter-Chip Couplers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.12603","snapshot_observed_at":"2026-08-04T17:57:36.036148Z","title":"Norris et al","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.036148Z"},"links":{"cited_paper":"/paper/2503.12603","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:c8c0311539e55c3685b46c9ca6a983b76af27def62cff8f3a8aa2946700cbc00","observation_id":"420cac2f-29fe-4a2c-8698-58e8a42ff6b8","resolution":{"observed_at":"2026-08-04T17:57:36.036148Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.199020Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.199020Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:479592f9b3bdffb890d5ad08e835422dcb8b2a16db08f5c7c34dbf22fe605b59","observation_id":"d71e74cd-2491-428a-90aa-2a8c84a2f2a4","resolution":{"observed_at":"2026-08-04T17:57:36.199020Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.15651","last_updated":"2024-07-22T14:11:20Z","snapshot_observed_at":"2026-07-06T18:50:04.824067Z","submitted_at":"2024-07-22T14:11:20Z","title":"Benchmarking Emerging Cavity-Mediated Quantum Interconnect Technologies for Modular Quantum Computers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.15651","snapshot_observed_at":"2026-08-04T17:57:36.118288Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.118288Z"},"links":{"cited_paper":"/paper/2407.15651","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:db07c5dc4e7fa3181debe708c2d3827d8244b5885600061455b1e27745635f34","observation_id":"fae1258b-8253-4594-b12a-3509a31dc086","resolution":{"observed_at":"2026-08-04T17:57:36.118288Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.287232Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.287232Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:36796c6ab99073ac80c4e136e30b50308b76752b470f58417de248bd6e39bce4","observation_id":"755f8d52-36a5-49a6-b531-cd7fda9750f6","resolution":{"observed_at":"2026-08-04T17:57:36.287232Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.227567Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.227567Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:7519c9d49ccc6f920aa38a62b2823defdb216c6c4866e1c79ce2112c61eec164","observation_id":"4acd587d-4de6-4a14-acf0-a0fb02d88972","resolution":{"observed_at":"2026-08-04T17:57:36.227567Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.432194Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.432194Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:d45913621a2fff939def79231246bc595865f19305055ab18a61f77edca6b923","observation_id":"8a1c472f-c711-40eb-bbe1-5a457cdb6fec","resolution":{"observed_at":"2026-08-04T17:57:36.432194Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.340077Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.340077Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:31173d9200363197b6a53c85cc4f7f9baa725163844b01ba21e6ffb1d7a484b4","observation_id":"107b0e95-b24f-4286-8ab2-b1d41d1747f3","resolution":{"observed_at":"2026-08-04T17:57:36.340077Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.514818Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.514818Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:56813cf362ce23515022bbce8ecd87d42bb80e35a261488a930f7a1979741cb4","observation_id":"2fb68570-86ea-4174-ab63-3c33960f119c","resolution":{"observed_at":"2026-08-04T17:57:36.514818Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.459292Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.459292Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:c6aca33a72c8991994ddb198b56658289904a9c12e51f035c540a394f780769d","observation_id":"f77dbc31-6e4e-4525-add1-4a587f52b9d4","resolution":{"observed_at":"2026-08-04T17:57:36.459292Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.628854Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.628854Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:344f5deba4760bf8940553350c5f5cf3bec72916492e78cfffe4d31cc5224e6e","observation_id":"9df4253f-14b3-41ee-b9b1-9707db908759","resolution":{"observed_at":"2026-08-04T17:57:36.628854Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.570177Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.570177Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:0b36d7f62739d94d49332d2679a16dbe18cdf793392fccc5a317b46527e4de14","observation_id":"3674c89f-3230-4e92-bd5e-28fc83ff2b8a","resolution":{"observed_at":"2026-08-04T17:57:36.570177Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.848729Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.848729Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:67c5e1f92b1a4771fff3288452ab255a58704a5fff07dacc32c2a7e759c98ab1","observation_id":"22e8a037-9695-44b9-bf54-c89154cf0efe","resolution":{"observed_at":"2026-08-04T17:57:36.848729Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.878620Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.878620Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:4cd60c70efc66296ac7b320bdc87b46ad48cd8b835c00c050bf3c4b435c24432","observation_id":"dcd66927-d016-418d-a614-b52dbd5d5bcb","resolution":{"observed_at":"2026-08-04T17:57:36.878620Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.795368Z","title":"Conner, Joel Grebel, Yash J","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.795368Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:fef4851dcec9710581085ead4417d8416bcf68326c66426f07e112b70bbb3d32","observation_id":"41d681c1-4787-462b-8059-be734bc2f182","resolution":{"observed_at":"2026-08-04T17:57:36.795368Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.180985Z","title":null,"venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":2014,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.180985Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:411540bb827befb7aff0be7b6c588fcd1cbfb968055c8c7147436ecfb15083d3","observation_id":"b72a10b5-cd28-4d5a-9ffb-49d32efaed5d","resolution":{"observed_at":"2026-08-04T17:57:34.180985Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.710868Z","title":"https://github.com/cda-tum/mqt-qmap","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.710868Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:acf6a07a33c7a4c47ed5f897804606e1177dfaf995cdec434fddff2f0c70338d","observation_id":"60d95f1e-04e6-4905-8675-41673418cfd3","resolution":{"observed_at":"2026-08-04T17:57:36.710868Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","latest_version":1,"primary_category":"quant-ph","snapshot_observed_at":"2026-08-04T17:57:32.915417Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems"},"reference_resolution":{"displayed":56,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":56,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":56},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 56 of 56 outbound references and 0 inbound Pith citation observations for arXiv:2509.10409."}