{"as_of":"2026-08-21T06:19:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:4180fd738ddce94ea3ecde17481cbc39c74c014b00525bb4892429799a82a0c0","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":4,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":4,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-20T06:33:59.587034+00:00","state":"measured"},{"denominator":4,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-28T03:58:14.042598Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-02T11:26:54.330067Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2512.00020","last_updated":"2026-08-14T10:12:23Z","snapshot_observed_at":"2026-08-21T06:14:36.651334Z","submitted_at":"2025-10-29T04:14:43Z","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","version":3},"cited_work":{"arxiv_id":"2512.00020","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2512.00020","snapshot_observed_at":"2026-08-20T01:20:47.067429Z","title":"Large language model for verilog code generation: Literature review and the road ahead","venue":null,"work_id":"e71d61c5-25cc-4f14-b3df-90d41ee79e7a","year":2025},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-08-11T13:04:33.397015Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"cited_paper":"/paper/2512.00020","citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:6a28c56ad4fb234cbaf6a332fa93ad18a1f4f38db9d6374105164429ecc539c1","observation_id":"76ed8ee6-deb8-453a-895c-6bdaf176022d","resolution":{"observed_at":"2026-08-20T01:20:47.067429Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2512.00020","last_updated":"2026-08-14T10:12:23Z","snapshot_observed_at":"2026-08-21T06:14:36.651334Z","submitted_at":"2025-10-29T04:14:43Z","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","version":3},"cited_work":{"arxiv_id":"2512.00020","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2512.00020","snapshot_observed_at":"2026-08-20T01:20:47.067429Z","title":"Large language model for verilog code generation: Literature review and the road ahead","venue":null,"work_id":"e71d61c5-25cc-4f14-b3df-90d41ee79e7a","year":2025},"citing_paper":{"arxiv_id":"2604.15001","last_updated":"2026-04-17T09:58:55Z","snapshot_observed_at":"2026-08-14T16:45:34.478735Z","submitted_at":"2026-04-16T13:26:52Z","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-05-10T10:34:03.353104Z"},"links":{"cited_paper":"/paper/2512.00020","citing_paper":"/paper/2604.15001"},"observation_digest":"sha256:25d12acb9b0bb96b0b886f63bf0a545ee5ebfcb662006d85e0f0208d9c8a97c9","observation_id":"0f677724-acf8-47e7-803a-d9aa43e899b5","resolution":{"observed_at":"2026-08-20T01:20:47.067429Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2512.00020","last_updated":"2026-08-14T10:12:23Z","snapshot_observed_at":"2026-08-21T06:14:36.651334Z","submitted_at":"2025-10-29T04:14:43Z","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","version":3},"cited_work":{"arxiv_id":"2512.00020","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2512.00020","snapshot_observed_at":"2026-08-20T01:20:47.067429Z","title":"Large language model for verilog code generation: Literature review and the road ahead","venue":null,"work_id":"e71d61c5-25cc-4f14-b3df-90d41ee79e7a","year":2025},"citing_paper":{"arxiv_id":"2604.27969","last_updated":"2026-05-05T02:54:55Z","snapshot_observed_at":"2026-08-11T15:30:27.037887Z","submitted_at":"2026-04-30T15:01:27Z","title":"From Mirage to Grounding: Towards Reliable Multimodal Circuit-to-Verilog Code Generation","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-07T05:18:27.515356Z"},"links":{"cited_paper":"/paper/2512.00020","citing_paper":"/paper/2604.27969"},"observation_digest":"sha256:84e0bb5ab1efc163234fb7123514bbe3b709e547b25cdc1d5424486b15152d6b","observation_id":"f26c80ea-be41-4f8b-9317-6af26bdaf35d","resolution":{"observed_at":"2026-08-20T01:20:47.067429Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2512.00020","last_updated":"2026-08-14T10:12:23Z","snapshot_observed_at":"2026-08-21T06:14:36.651334Z","submitted_at":"2025-10-29T04:14:43Z","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","version":3},"cited_work":{"arxiv_id":"2512.00020","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2512.00020","snapshot_observed_at":"2026-08-20T01:20:47.067429Z","title":"Large language model for verilog code generation: Literature review and the road ahead","venue":null,"work_id":"e71d61c5-25cc-4f14-b3df-90d41ee79e7a","year":2025},"citing_paper":{"arxiv_id":"2606.06530","last_updated":"2026-06-19T08:28:31Z","snapshot_observed_at":"2026-08-17T19:22:55.574242Z","submitted_at":"2026-06-03T12:54:32Z","title":"RTLScout: Joint Agentic Code and Synthesis Optimization for Efficient Digital Circuits","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-06-28T03:58:14.042598Z"},"links":{"cited_paper":"/paper/2512.00020","citing_paper":"/paper/2606.06530"},"observation_digest":"sha256:21cd9c2b768d8710412a3e23b3658fd6e239facf776911e7c01500eadea9c624","observation_id":"53e50f81-7466-439b-9421-592a1ad8ac36","resolution":{"observed_at":"2026-08-20T01:20:47.067429Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2512.00020/citation-record","integrity":"/paper/2512.00020/integrity","json":"/paper/2512.00020/citation-record.json","paper":"/paper/2512.00020"},"outbound":[],"paper":{"arxiv_id":"2512.00020","last_updated":"2026-08-14T10:12:23Z","latest_version":3,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-21T06:14:36.651334Z","submitted_at":"2025-10-29T04:14:43Z","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 4 inbound Pith citation observations for arXiv:2512.00020."}