{"as_of":"2026-08-09T23:05:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:19b17650451e13fd49ddeb6c5b765c54343bb1674900e018c628cd38a5f283e2","coverage":[{"denominator":31,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":31,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-03T18:05:59.455441Z","state":"measured"},{"denominator":32,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":32,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-27T12:28:28.256107Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-07-03T06:47:43.487382Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"cited_work":{"arxiv_id":"2512.07004","doi":null,"metadata_source":"pith","pith_arxiv_id":"2512.07004","snapshot_observed_at":"2026-07-03T06:47:43.487382Z","title":"Accurate Models of NVIDIA Tensor Cores","venue":"cs.MS","work_id":"b63d38f9-b8c1-4f26-a685-dba2e4ac3191","year":2025},"citing_paper":{"arxiv_id":"2606.10724","last_updated":"2026-06-09T11:33:23Z","snapshot_observed_at":"2026-08-07T12:36:53.707695Z","submitted_at":"2026-06-09T11:33:23Z","title":"Fingerprinting All AI Cluster I/O Without Mutually Trusted Processors","version":1},"reference_index":33,"source":"arxiv_source","source_observed_at":"2026-06-27T12:28:28.256107Z"},"links":{"cited_paper":"/paper/2512.07004","citing_paper":"/paper/2606.10724"},"observation_digest":"sha256:fa7478b6d467e6d3ef79b6639c8ec8b125a9ea5dd1a5bf5f462cf60fe0bbba9c","observation_id":"fff949fd-68ac-44ba-9ed0-e4541fd76deb","resolution":{"observed_at":"2026-07-03T06:47:43.488529Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2512.07004/citation-record","integrity":"/paper/2512.07004/integrity","json":"/paper/2512.07004/citation-record.json","paper":"/paper/2512.07004"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:57.801648Z","title":"Mixed-precision iterative refinement using tensor cores o n GPUs to accelerate solution of linear systems,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:57.801648Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:7e8da57870a67ae0630f42d35f32c2104ff2daeec9e5fd3e53dba60fa442f771","observation_id":"4b0ded4a-b34f-435c-a9d9-6bcd36b19ca5","resolution":{"observed_at":"2026-08-03T18:05:57.801648Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:57.888217Z","title":"Mixed precision algorithms in n umerical linear algebra,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:57.888217Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:6227be1c5cf744e69037ef3e8d3fdd57596c9a000280c3ed3864871788f8a397","observation_id":"5844c983-dabd-4746-a3a4-4a3494d1e464","resolution":{"observed_at":"2026-08-03T18:05:57.888217Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:57.930147Z","title":"Accelerating supercomputing: AI-hardware-driven innovation for speed and efficiency,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:57.930147Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:61f45ced634b7a5ac9a447e7621efcba25280576367908a6a1f10376e1b768f8","observation_id":"3010e99e-d213-4c7d-8af0-b196a61d880f","resolution":{"observed_at":"2026-08-03T18:05:57.930147Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:57.975170Z","title":"Datasheet: AMD instrinct MI355X GPU,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:57.975170Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:a97bc21da5f774d0023375e080ed1e10b778b3938fbc34c940a3d95a7d264b01","observation_id":"dc0cd360-d3f6-433f-8b33-e13bde70c38a","resolution":{"observed_at":"2026-08-03T18:05:57.975170Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.065178Z","title":"NVIDIA Blackwell architecture technical brie f,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.065178Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:e54a593645326aae0201042ed4fc299b3750cb2f17e98045027f054c6957c65c","observation_id":"73cc1a46-c3ea-428a-9a6f-57c807edfbbc","resolution":{"observed_at":"2026-08-03T18:05:58.065178Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.224740Z","title":"OCP 8-bit floating point spec itication (OFP8),","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.224740Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:c163fcba09766afa7b98a8a4907ffd076c43622cea92664f9e8b8e56a802c7a4","observation_id":"a75ef15f-b21e-4d16-96a6-9b7cd0ccb30c","resolution":{"observed_at":"2026-08-03T18:05:58.224740Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.286304Z","title":"Interim report on binary floating-point formats for mac hine learning,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.286304Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:5ccdc5d5a1269d3e1e10a35f5bbb1b67191fbe43f762e2f5f793e24b3dcd937a","observation_id":"cf289715-7552-47ab-b537-85054f115915","resolution":{"observed_at":"2026-08-03T18:05:58.286304Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.348615Z","title":"Piscataway, NJ, USA: Institute of Electrical and Electronics Engineers, Jul","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.348615Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:f62f89db4dd3100e132e0ade7376e6befaba2c97485f9a05e9d4c07d5b8c2976","observation_id":"cc41029b-4e1c-4dde-b381-af887dba467c","resolution":{"observed_at":"2026-08-03T18:05:58.348615Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.384595Z","title":"Experimental analysis of m atrix multi- plication functional units,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.384595Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:16d0e993a646bcc4b1731111c415f5dc4d9b84393f13be79f3aabacba28960c8","observation_id":"14153c44-53fe-475f-ae93-70b8b6213ffa","resolution":{"observed_at":"2026-08-03T18:05:58.384595Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.428825Z","title":"Nume rical behavior of NVIDIA tensor cores,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.428825Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:170047133f9bef79111e437d83dc6251a30e5384a31a1ec63e02de5dbed10c69","observation_id":"2d3c2fc0-427c-44e6-82c2-f58f4256a42c","resolution":{"observed_at":"2026-08-03T18:05:58.428825Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.511426Z","title":"FTTN: Feature-targeted testing for numerical pro perties of NVIDIA & AMD matrix accelerators,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.511426Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:5d7d44f32b07dc11a472157e251f4923f8fe413e59254e7e8345f5a20fef97f3","observation_id":"b9befb65-3fe7-4b95-9345-e3493f021221","resolution":{"observed_at":"2026-08-03T18:05:58.511426Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.595013Z","title":"An SMT f ormalization of mixed-precision matrix multiplication,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.595013Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:760cf9605e10f9c4384762fcecb77153aea864824e8f1e528c1563de895d0e00","observation_id":"067553ac-bc23-4d04-b975-897e1cc74e76","resolution":{"observed_at":"2026-08-03T18:05:58.595013Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.649302Z","title":"Generalized methodolog y for deter- mining numerical features of hardware floating-point matri x multipliers: Part I,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.649302Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:fb42a1c6cd87cd696e90d1d486eba73e853e8b0033f514c694d73aa1b15d4243","observation_id":"93393a8f-a955-42b2-a546-e289fffd4715","resolution":{"observed_at":"2026-08-03T18:05:58.649302Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.708442Z","title":"GPU floating-point Para noia,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.708442Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:9836fb6a0a5d7750b081d6f95af4e6661dd00808b1313fa98c45f8942956e1bb","observation_id":"a84d9a60-b2d2-4c33-9a5c-5713687076e1","resolution":{"observed_at":"2026-08-03T18:05:58.708442Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.766551Z","title":"FPGA Paran oia: Testing numerical properties of FPGA floating point ip-cores,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.766551Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:5f99720e38a1b3bc7711282c97c9956f0e6cbcb9dc2ec117130eaee8cf627b96","observation_id":"9f07deb4-5b50-4f99-9876-1622de55c209","resolution":{"observed_at":"2026-08-03T18:05:58.766551Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.810601Z","title":"CPFloat: A C library for simula ting low- precision arithmetic,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.810601Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:377ad2efe0e6a0a3616542c8f125a91fa59ec1cf3ba856b0372ad1bda50c39ea","observation_id":"06f9ffbb-00d7-4416-9b84-f850deef9f57","resolution":{"observed_at":"2026-08-03T18:05:58.810601Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.866030Z","title":"NVIDIA tensor core programmability, performance & precis ion,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.866030Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:9b28c6f03f6ada317ab4bcaf652d870c02f95a0f2e61046fc5f0079da6bdfe12","observation_id":"48d37b18-c35c-4c0a-905a-ada02ac1acce","resolution":{"observed_at":"2026-08-03T18:05:58.866030Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.902294Z","title":"Accelerating non-power-of- 2 size Fourier transforms with GPU tensor cores,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.902294Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:81e4e65dfee3b73f72d04b778c75ad252beb917b73cb18ca8e36548a8734489c","observation_id":"a70ca1fd-7e88-46a3-bb30-21ad09de6e3b","resolution":{"observed_at":"2026-08-03T18:05:58.902294Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.904851Z","title":"Recovering single precision a ccuracy from tensor cores while surpassing the FP32 theoretical peak per formance,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.904851Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:8ada7c7e02658f38d04b38aac429553e68187efa599153b40ac2f9a1d5b77ed8","observation_id":"0c594f4b-44a6-48d5-8071-f259327b4fa2","resolution":{"observed_at":"2026-08-03T18:05:58.904851Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.907540Z","title":"Error analysis of matrix multi plication with narrow range floating-point arithmetic,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.907540Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:2c79f2540389d72af1a091f71f3f702711ac55a8c7cc5d2d91c98457d65e9b72","observation_id":"6037f433-0e78-4a7f-a681-55ab98b80511","resolution":{"observed_at":"2026-08-03T18:05:58.907540Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.910796Z","title":"Monotonicity of multi-term floating-poi nt adders,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.910796Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:0978ef0bf6eb9ddb23ad7a9f3c260e45c4a75cf9d96a3aa2654efcb9b69710f9","observation_id":"3239f5c8-a79d-4691-9826-05cc6b967286","resolution":{"observed_at":"2026-08-03T18:05:58.910796Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.959584Z","title":"Optimized fused floating-point many-term dot-product har dware for machine learning accelerators,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.959584Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:92d82310dd7e64ebcd29545a7eb915e4b707735242b047f40b0d175a21ba8290","observation_id":"43627449-4aa2-4b5c-a74f-6398bdb7474a","resolution":{"observed_at":"2026-08-03T18:05:58.959584Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:59.006180Z","title":"Intel Nervana Neural Network Processor-T (NNP-T) fus ed floating point many-term dot product,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:59.006180Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:877f691005d29bb064214754814e47efc367abaac430241007bb84a3675f2f2a","observation_id":"5e0ff8ad-ed0c-4397-b43a-2fc2f07e77b3","resolution":{"observed_at":"2026-08-03T18:05:59.006180Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:59.067649Z","title":"Mixed precision block fused multiply-add: Error analysis and app lication to GPU tensor cores,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:59.067649Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:a3ee289075a23f90a366e887f2beb1181be6f191174b78a5ee3e9d18a637f7eb","observation_id":"a0b05ff6-e814-4844-9b1f-efc9acaf2c6a","resolution":{"observed_at":"2026-08-03T18:05:59.067649Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:59.106507Z","title":"Multi-operand floating-point addition,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:59.106507Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:0b6edfc7d101ae810e9a17b541db0974539bb84f823072e562385e1d6ec89896","observation_id":"84cf6244-07c8-4a60-bd86-1adae142274f","resolution":{"observed_at":"2026-08-03T18:05:59.106507Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:59.170294Z","title":"A test of a computer’s floating-point ari thmetic unit,","venue":null,"work_id":null,"year":1981},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:59.170294Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:00bd275d8d6450adcca46cc4e27c9c4481adfe8ff37ddd0ad28f7630fbc741e3","observation_id":"334c5b50-40ba-4cb9-927a-21d52b840f7d","resolution":{"observed_at":"2026-08-03T18:05:59.170294Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:59.224139Z","title":"NVIDIA Tesla V100 GPU architecture,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:59.224139Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:228ae082359239e3e6df49e4e9aafd5f9915aa77f06109f4ae057d755bf9b844","observation_id":"087c4571-773b-40af-b5be-8fa70c84703e","resolution":{"observed_at":"2026-08-03T18:05:59.224139Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:59.281181Z","title":"BFLOA T16—hardware numerics defin ition,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:59.281181Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:7869b9ca4ac29ae7752470726df2dde97b73e6bb60fcb6f8fe6ea7b58a834274","observation_id":"be16188d-01fc-481a-bd0d-f7b6871656f7","resolution":{"observed_at":"2026-08-03T18:05:59.281181Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:59.353251Z","title":"CUDA Binary Utilities, release 13.1,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:59.353251Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:d54bcec6d4ce8990b697de95e19e30b73038a9be5181da4e7eeff1234848dc09","observation_id":"9c628cec-63de-46bc-824a-97855c1a7692","resolution":{"observed_at":"2026-08-03T18:05:59.353251Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-08-03T18:05:59.455441Z","title":"Disse cting the NVIDIA Blackwell architecture with microbenchmarks,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:59.455441Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:b66f7cfa4710911a8842d35c40d36499a2418b06392d2749842c8600bd8e93c6","observation_id":"bafae1aa-1a2f-471d-9e7e-2927fa5d8671","resolution":{"observed_at":"2026-08-03T18:05:59.455441Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T18:05:58.161573Z","title":"Available: h t t p s : //r e s o u r c e s.nv i d i a .c o m/ en-us-blackwell-architecture","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:58.161573Z"},"links":{"citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:f38bc0150be3324ca58f5518c4cfe62aec99208353fcbf46dfd756350147a7c5","observation_id":"d22a26be-a874-4b99-997f-826baf119388","resolution":{"observed_at":"2026-08-03T18:05:58.161573Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","latest_version":4,"primary_category":"cs.MS","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores"},"reference_resolution":{"displayed":31,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":31,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":31},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 31 of 31 outbound references and 1 inbound Pith citation observation for arXiv:2512.07004."}