{"as_of":"2026-08-07T15:23:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:712a4c721f809cc615291c0bedbad597da05c001e4c3ff7c70b5034404f2d2d7","coverage":[{"denominator":28,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":28,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-03T01:22:44.961261Z","state":"measured"},{"denominator":28,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":28,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2603.09161/citation-record","integrity":"/paper/2603.09161/integrity","json":"/paper/2603.09161/citation-record.json","paper":"/paper/2603.09161"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:41.967148Z","title":"Gnn4tj: Graph neural networks for hardware trojan detection at register transfer level","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:41.967148Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:11a39f3661f890c41c9c6a9000baa7212e1ce8694f625d69e0c5e4f256f964f7","observation_id":"66a81c4d-bc58-4857-856c-90de6fc31f2b","resolution":{"observed_at":"2026-08-03T01:22:41.967148Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:42.048472Z","title":"Graph similarity and its applications to hardware security.IEEE Transactions on Computers, 69(4):505–519, 2019","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:42.048472Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:1cea4ef325bb1a8a649d4997b2ea4c99938afcfa1c15571431e20a5e38e4bb9f","observation_id":"9daf0812-b22f-4297-9e3d-8e7ed1b45241","resolution":{"observed_at":"2026-08-03T01:22:42.048472Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.09485","last_updated":"2025-08-06T13:21:11Z","snapshot_observed_at":"2026-07-06T21:08:33.353144Z","submitted_at":"2025-04-13T08:56:22Z","title":"GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.09485","snapshot_observed_at":"2026-08-03T01:22:42.194968Z","title":"Geneda: Unleash- ing generative reasoning on netlist via multimodal encoder-decoder aligned foundation model.arXiv preprint arXiv:2504.09485, 2025","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:42.194968Z"},"links":{"cited_paper":"/paper/2504.09485","citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:ee6b0724f0c83eb1dd16a6a0c382577150798da906056496c3e26006a22bc2b6","observation_id":"a41f2736-145c-4ff9-9b1b-d4a4b5164dbe","resolution":{"observed_at":"2026-08-03T01:22:42.194968Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:42.308665Z","title":"Widegate: Beyond directed acyclic graph learning in subcircuit boundary prediction","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:42.308665Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:08759754890d2eb829d4c6f0717f06137619116dc8d585bd108cd1980df468f9","observation_id":"bcd0d1f1-c61d-47a4-84c9-171d737fe422","resolution":{"observed_at":"2026-08-03T01:22:42.308665Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:42.423702Z","title":"Relut-gnn: Reverse engineering data path elements from lut netlists using graph neural networks","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:42.423702Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:bd025c7e044763800848992b63f7e38fe78e657b6f1cdc90cc56ce3e462a6050","observation_id":"db293d11-619b-4f0a-b27e-1ab469b4c26d","resolution":{"observed_at":"2026-08-03T01:22:42.423702Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:42.561028Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:42.561028Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:700a766879401e717ed1390c9911ce9d6c02d5decf3c422b1d48f1c3810c17d2","observation_id":"a5cc2ac6-f180-4bf4-ad92-503d5c494be6","resolution":{"observed_at":"2026-08-03T01:22:42.561028Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:42.631791Z","title":"Functionality matters in netlist representation learning","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:42.631791Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:390f7bca406a4c439fcb8fe48a896223250ebadde72b19b9cf3898d63d881334","observation_id":"25e9a21e-1517-4ebf-a30d-955fe8cb7045","resolution":{"observed_at":"2026-08-03T01:22:42.631791Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:42.757793Z","title":"Gnn-re: Graph neural networks for reverse engineering of gate-level netlists.IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 41(8):2435–2448, 2022","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:42.757793Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:33b551ac93ace135c5b75377ca254d3fe83840c3cb477d6f559e864c2c6d7042","observation_id":"90ae8349-c681-4f46-ba2b-ec0a512a2801","resolution":{"observed_at":"2026-08-03T01:22:42.757793Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:42.870412Z","title":"Dagnn-re: Directed acyclic graph neural network for functional reverse engineering of gate-level netlist.Integration, 102:102343, 2025","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:42.870412Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:3f2bdd3aca4d5575c025cf0fdb9fd64b72bd692ddc6051e535c25bb73bf4c27e","observation_id":"0ff7c95f-616a-467a-b674-01e7fa8f2a40","resolution":{"observed_at":"2026-08-03T01:22:42.870412Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:42.936407Z","title":"Appgnn: Approximation-aware functional reverse en- gineering using graph neural networks","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:42.936407Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:d61241a813eaecde4c268ec586b12a45c57d6ff06245bd40d645be7d4fa2b778","observation_id":"2a66bd2a-cd72-4ded-9d40-5094317efa5d","resolution":{"observed_at":"2026-08-03T01:22:42.936407Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.17894","last_updated":"2025-06-22T04:13:30Z","snapshot_observed_at":"2026-08-06T23:21:02.330968Z","submitted_at":"2025-06-22T04:13:30Z","title":"TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.17894","snapshot_observed_at":"2026-08-03T01:22:43.039644Z","title":"Trojan-guard: Hardware trojans detection using gnn in rtl designs.arXiv preprint arXiv:2506.17894, 2025","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:43.039644Z"},"links":{"cited_paper":"/paper/2506.17894","citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:9edd999e78b18f55f64bbdc67ab99c39f7c2c853599567cb4a29e51f03204d2d","observation_id":"80f236cc-74ca-4d1d-a8fe-d6c2e6ee67b7","resolution":{"observed_at":"2026-08-03T01:22:43.039644Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:43.199051Z","title":"Hw2vec: A graph learning tool for automating hard- ware security","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:43.199051Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:44950189811e510a3ae4023c08534b32fb8c36246926a828204ee35e8ece6eb8","observation_id":"8fc43752-4168-4878-9722-0a07b861176d","resolution":{"observed_at":"2026-08-03T01:22:43.199051Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:43.337038Z","title":"Hardware trojan detection using graph neural networks.IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 44(1):25–38, 2022","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:43.337038Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:65e46e366f591a03270e74b7fe18ae44118aa24bdedfd625fbafa04ba61422dd","observation_id":"ca082758-7564-47db-a411-95e83f94053f","resolution":{"observed_at":"2026-08-03T01:22:43.337038Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:43.397861Z","title":"Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:43.397861Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:43182c3b0f60aea7d9f47e8d1c79e54563b45e4c69ba7f6452e49dd4a5602a62","observation_id":"90462282-f23a-44a0-9280-9f563276e26b","resolution":{"observed_at":"2026-08-03T01:22:43.397861Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:43.481427Z","title":"Data is all you need: Finetuning llms for chip design via an automated design-data augmentation framework","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:43.481427Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:76d9f5f392b6c0b95f7a2e5036cccebfd8e6aaaeef211938723f84e4958b0194","observation_id":"c670c22c-67f3-4a5b-86cc-34fabb4207b5","resolution":{"observed_at":"2026-08-03T01:22:43.481427Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:43.571235Z","title":"Rtllm: An open-source bench- mark for design rtl generation with large language model, 2023","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:43.571235Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:a6c396535d8a727256f37face7e36435ddf9a9cdf81717d11bfaf29dc7518503","observation_id":"5f378b06-7708-4393-b8c0-fbcd7bf94af8","resolution":{"observed_at":"2026-08-03T01:22:43.571235Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:43.635084Z","title":"Gnn4ip: Graph neural network for hardware intellectual property piracy detection","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:43.635084Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:9fb40a310129e10c22dd5bdcb529705a2b34bc1c2622df2c08021291ac9bb8af","observation_id":"24aaf0de-88af-4dec-97a0-9b83eb5aa7ec","resolution":{"observed_at":"2026-08-03T01:22:43.635084Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:43.772180Z","title":"Hansen, H","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:43.772180Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:bdc41c02c3e48aef6aced009a0a2fc7ac83d114faa979bedb33b9b0280148119","observation_id":"20094e10-ed1d-4e45-8710-8a621c7a63e3","resolution":{"observed_at":"2026-08-03T01:22:43.772180Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:43.823940Z","title":"The epfl combinational benchmark suite.Hypotenuse, 256(128):214335, 2015","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:43.823940Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:7eb4e67c1949b70c6ca26bb983abaa2c0a8abe5b8efb6eacc1e4eeba242e5c17","observation_id":"4663a317-4cb7-4d16-a4f9-cb8c4bfbbd95","resolution":{"observed_at":"2026-08-03T01:22:43.823940Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:43.933402Z","title":"Deepgate2: Functionality- aware circuit representation learning","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:43.933402Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:e70f074a432f374a7d6a9dc85d723893a40d402bd8bdaefa59bf67d9f52ca6ae","observation_id":"7b19cc1c-8812-4775-b745-cd06edf6fbe8","resolution":{"observed_at":"2026-08-03T01:22:43.933402Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:44.084577Z","title":"Deepgate3: Towards scalable circuit representation learning","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:44.084577Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:c1c72a2eacae92e8c18e7cc44ad0d45281850c027c3b4f2f5ed6c09a92d3472c","observation_id":"757f7e89-878d-42b7-9a58-8626e1b84ce5","resolution":{"observed_at":"2026-08-03T01:22:44.084577Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:44.190055Z","title":"Functional matching of logic subgraphs: Beyond structural isomorphism.arXiv preprint arXiv:2505.21988, 2025","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:44.190055Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:68058ddf266ee5181b33da5a93503e56cb76c6fdf9ad2c7c13681a4fdb48efe9","observation_id":"7dca8377-599a-4c70-acb1-903a61a7a1e4","resolution":{"observed_at":"2026-08-03T01:22:44.190055Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:44.340967Z","title":"Autosilicon: Scaling up rtl design generation capability of large language models.ACM Transactions on Design Automation of Electronic Systems, 30(6):1–21, 2025","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:44.340967Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:0954a561179c7012d8df7e1d579961b387bcf0e5147f3200c1789595860c8b9e","observation_id":"e719f8ba-4c8c-49b4-b353-3b28dc2733c6","resolution":{"observed_at":"2026-08-03T01:22:44.340967Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:44.474346Z","title":"Llm voting: Human choices and ai collective decision-making","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:44.474346Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:96ad805513b9931ab1fc877d69693774cb9c83a4a0bacfc5f3224a340fb3a3a8","observation_id":"71385824-3fed-4c01-ae25-dbd88b5f756c","resolution":{"observed_at":"2026-08-03T01:22:44.474346Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.12482","last_updated":"2024-05-23T06:29:00Z","snapshot_observed_at":"2026-08-06T22:01:47.412235Z","submitted_at":"2024-03-19T06:39:47Z","title":"Embodied LLM Agents Learn to Cooperate in Organized Teams","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.12482","snapshot_observed_at":"2026-08-03T01:22:44.572743Z","title":"Embodied llm agents learn to cooperate in organized teams.arXiv preprint arXiv:2403.12482, 2024","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:44.572743Z"},"links":{"cited_paper":"/paper/2403.12482","citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:fb67947fa2cf7cf3409868f0466573d2c71fa56f2475c1fc528b94e331b3157c","observation_id":"0930e047-6a28-41a9-8675-f7b3508ee10c","resolution":{"observed_at":"2026-08-03T01:22:44.572743Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1907.04931","last_updated":"2020-02-16T00:42:48Z","snapshot_observed_at":"2026-08-05T00:16:40.110456Z","submitted_at":"2019-07-10T21:11:13Z","title":"GraphSAINT: Graph Sampling Based Inductive Learning Method","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1907.04931","snapshot_observed_at":"2026-08-03T01:22:44.715677Z","title":"Graphsaint: Graph sampling based inductive learning method.arXiv preprint arXiv:1907.04931, 2019","venue":null,"work_id":null,"year":1907},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:44.715677Z"},"links":{"cited_paper":"/paper/1907.04931","citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:5cc8e303bfd88eb4218799535837906429b17b90ba374b5b2efcfd80f0b25ad3","observation_id":"38cccb8c-10eb-4714-90f6-c26b47d1ae49","resolution":{"observed_at":"2026-08-03T01:22:44.715677Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:44.888076Z","title":"PicoRV32 - A Size-Optimized RISC-V CPU Core","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:44.888076Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:6b824eb3d9957384f70b7dcd69cdfa930888ae83ddf3a37b54e219b23eb5deec","observation_id":"4a1232f9-5fc4-4be0-a2bc-e9a18b219261","resolution":{"observed_at":"2026-08-03T01:22:44.888076Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-03T01:22:44.961261Z","title":"NEORV32: A small, customizable and extensible mcu-class 32-bit risc-v soft-core cpu and microcontroller-like soc written in platform-independent vhdl","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-03T01:22:44.961261Z"},"links":{"citing_paper":"/paper/2603.09161"},"observation_digest":"sha256:a3ae66406b514dd90a66ed0d275449e18df9a3b23c3b5e34bc350df37a2d4546","observation_id":"7e2ddf86-e5b3-4d26-9323-e690ac5b59e0","resolution":{"observed_at":"2026-08-03T01:22:44.961261Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2603.09161","last_updated":"2026-07-31T10:22:18Z","latest_version":2,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-07T00:24:22.833010Z","submitted_at":"2026-03-10T03:52:41Z","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL"},"reference_resolution":{"displayed":28,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":28,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":28},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 28 of 28 outbound references and 0 inbound Pith citation observations for arXiv:2603.09161."}