{"as_of":"2026-08-05T20:43:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:6cc2ee7c9acf032ce4af7c9b62592e457ab404e1b9e51deb442f131d467e00ba","coverage":[{"denominator":41,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":41,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-10T14:56:40.444674Z","state":"measured"},{"denominator":41,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":41,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-05T06:32:48.257954+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2604.11615/citation-record","integrity":"/paper/2604.11615/integrity","json":"/paper/2604.11615/citation-record.json","paper":"/paper/2604.11615"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"4ae37e3a-0954-4084-97b7-a31b4e34a0eb","year":2020},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:c47cb4fdd6eb8a968d74c297811ab8fa8612531c265f9c435a0539fe524fb082","observation_id":"04df0f84-3e70-4b4b-8cd6-1d61bd45c275","resolution":{"observed_at":"2026-05-18T10:42:36.961953Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"27483870-8a8b-40c0-b813-121ca5b1121b","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:e3685a462f5c98dc5740c04e120fecf83e91eca4ddbaa8de0f95eed6a6556b79","observation_id":"d5f3d21d-9de9-4230-97a9-c6cbb3231b93","resolution":{"observed_at":"2026-05-18T10:42:36.964183Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"0809bdcd-df25-4bf4-b960-129bcec63382","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:0836eb67b6723ed9d1e4f49b2e667b6a782926f492e8963b30a5b24484eaced2","observation_id":"afa5f5d1-edcd-4f84-9c49-7aa4460e53cb","resolution":{"observed_at":"2026-05-18T10:42:36.969304Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Patterson, Brian Richards, Colin Schmidt, Stephen Twigg, Huy Vo, and Andrew Waterman","venue":null,"work_id":"4d550817-fa87-4081-a21c-97ff6c770f2e","year":2016},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:87232639bbb2eb9562cbf74117ca8ab3cbe4b89929e5ccf7d674b3cdb3ebb459","observation_id":"22b7d81e-f4a8-4e17-a44c-6039c9c4cee5","resolution":{"observed_at":"2026-05-18T10:42:36.985569Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"b49ba01d-3ba4-4161-b4cb-89b1f1848343","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:c6114763c37227e34a5946a474e2a23166cf7b741dd5db45f50df05f51496c7f","observation_id":"53169171-57dc-4d58-aff3-8115e9f96f26","resolution":{"observed_at":"2026-05-18T10:42:36.979727Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"4ce9eda9-66c9-47b7-896c-daf573da8120","year":2024},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:8da0c58aa7c3de307d23c6e449ca2e204baccb3cd60c49d8bad5dc8f36fb9659","observation_id":"229e6739-b5b8-4b6a-8036-306d4db4021b","resolution":{"observed_at":"2026-05-18T10:42:36.997208Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2307.08691","last_updated":"2023-07-17T17:50:36Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2023-07-17T17:50:36Z","title":"FlashAttention-2: Faster Attention with Better Parallelism and Work Partitioning","version":1},"cited_work":{"arxiv_id":"2307.08691","doi":"10.48550/arxiv.2307.08691","metadata_source":"pith","pith_arxiv_id":"2307.08691","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"FlashAttention-2: Faster Attention with Better Parallelism and Work Partitioning","venue":"cs.LG","work_id":"fff3953b-5efb-4753-bee4-002f59995810","year":2023},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"cited_paper":"/paper/2307.08691","citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:9fd71f17c1a54086f0d1a5f6d7cb9c120ae60c303a41db7e6607b64b84d6b31d","observation_id":"8af51e15-6ec1-40aa-a501-479c674e441e","resolution":{"observed_at":"2026-05-11T11:26:01.571555Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-07-13T15:50:18.243793+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-13T15:50:18.243793+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-08T18:35:27.376106Z","title":"Fu, Stefano Ermon, Atri Rudra, and Christopher Ré","venue":null,"work_id":"0e3c45ca-6ccf-4ec0-925b-aa9735a23f6c","year":null},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:89f1ebd93d423491f4f90256d87e63193941bd1652440f5423a74b18daefc5cd","observation_id":"079128f5-4f3e-4fb9-916e-03096678ac49","resolution":{"observed_at":"2026-05-18T10:42:36.918977Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"InProceedings of the 36th International Conference on Neural Informa- tion Processing Systems(NIPS)(New Orleans, LA, USA)","venue":null,"work_id":"436cb951-92a7-4ae8-a617-4614f47af1ab","year":null},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:a28a3c3d9ad60b8ee1c6a0a3d6902df60d6cef43bc3e6b449951048e33d1c625","observation_id":"10b5477e-812a-491d-af65-28a0d16f5df5","resolution":{"observed_at":"2026-05-18T10:42:36.913448Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"c10881c5-6f87-4c47-947d-a8d60d64a6e4","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:d08b0c0f3fcf31242d40559ab2b4e565d7242ddb091f4e0977a6dd4a95e681b2","observation_id":"666febeb-d03c-412d-b022-ffddab693765","resolution":{"observed_at":"2026-05-18T10:42:36.916285Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"08413416-beb7-49c1-a8d4-5621ff256d35","year":2021},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:a6ccb15b641c456cc263a09dc4c1f5acd8b8c74f3dadd5bd93c146603de4378a","observation_id":"927c2969-46b5-40a0-af6a-d7ea6e111b3c","resolution":{"observed_at":"2026-05-18T10:42:36.921331Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"39c04889-da8f-43ed-acbe-ac9fa047af8f","year":2019},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:bc23f267466df15e8d49200b4da53d539afafd987ce4f1714fab09fb7c54acee","observation_id":"93610e13-073f-4013-9477-cb71762e9cf6","resolution":{"observed_at":"2026-05-18T10:42:36.923921Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"pages/5549916","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"1494d81c-ac8b-4b8a-bbe5-db824149893b","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:85fa70665d74a6960da68303a92936207f246ae3d17adbf56ad441948acba2f2","observation_id":"c80a77d9-2407-4d1a-8375-219f1562dc05","resolution":{"observed_at":"2026-05-11T11:26:01.552014Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"4e249c94-4eb9-48ac-befc-90c98d33c842","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:80c8f8552e563a0752040a990cfce671cd22d972e4f2101d31d7c80c3becb937","observation_id":"77783d7d-a4f3-4877-94f5-35662f008c5a","resolution":{"observed_at":"2026-05-18T10:42:36.990334Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"d853b3be-085e-4686-a8e9-744470f0a50c","year":2021},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:f289973b398791b13c0defad70045084ac81935bd3dbf89204a540c9fff2335b","observation_id":"40b4c105-ae29-4826-a0dd-47a919ca0cf8","resolution":{"observed_at":"2026-05-18T10:42:36.926461Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-05T10:10:54.145394Z","title":null,"venue":null,"work_id":"5e1694d9-d66c-4c8c-ae72-f5ef635ed668","year":2024},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:d7e796ea8caa1863d44c1cb053ae693cbf6cf290587db7f9e6aa02f271d6845f","observation_id":"875ea6d9-cf4b-4e01-b176-193ae282b50f","resolution":{"observed_at":"2026-05-18T10:42:36.929213Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"af23729c-77a6-4360-a841-3fb0b3dd73c6","year":2016},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:80dda1ba70251724faa34c986c96f36dc38d5db0a551b24ff669654ddb25dd59","observation_id":"b001518e-0542-4cdb-85bb-5b845fe66a13","resolution":{"observed_at":"2026-05-18T10:42:36.994843Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Sarda, Vikram Jain, Kodai Ueyoshi, Ioannis A","venue":null,"work_id":"7f44e9e9-db74-4663-893f-88b006c30698","year":2023},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:fd6dd2b438695bb4388447acf3cee5cb15defa0f92a6f8e0bf7b12887e0218a3","observation_id":"f4581e08-7e8d-4446-bb8b-18c6b0211c8a","resolution":{"observed_at":"2026-05-18T10:42:36.999447Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"5a8c75ab-f8f6-4330-a5e4-1165714c2252","year":2024},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:d1ab5492fc68d679af4a00c54f4da9cb467723741efb5e4b5743b8faf7c149ed","observation_id":"a2146dae-c5cd-447e-a9d5-979196759eb4","resolution":{"observed_at":"2026-05-18T10:42:36.974292Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"09817c14-128c-4b9b-a1e2-2ce2cc89995e","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:cb44891d2cf5ae895989b659e137e62160dab1090034015f0f536470e7d8375b","observation_id":"508b0c77-4a36-4a75-aa47-311b01417a56","resolution":{"observed_at":"2026-05-18T10:42:36.966816Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"061eb166-e669-42d3-bebb-96b4f57f7b8c","year":null},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:c10d19abf9dbac718f0a0a705264c6de3ca09cf41cb446b2d13e84f8c5040cfb","observation_id":"9675ebfa-af5c-48f9-be28-dbe48d28753a","resolution":{"observed_at":"2026-05-18T10:42:36.971775Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"https: //github.com/facebookresearch/xformers","venue":null,"work_id":"1f616f2b-2cdd-4d3e-9214-4f39166cfd74","year":null},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:f7dcbaa07ffd7bae1c6fe5a1c0fc2c024902835e9a0f3e8dd930b70fe7e37ac8","observation_id":"b13b95c2-73a9-4c62-b6cd-54750ff4ed1f","resolution":{"observed_at":"2026-05-18T10:42:36.977024Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Igual, and Enrique S","venue":null,"work_id":"439273a1-63d5-467b-85ac-bddbd71d17c2","year":2026},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:403854c949d607a417a1655b6a49d17ed84ff4cfce44f43179850fade9725fb5","observation_id":"00436e4c-396e-4fa2-976d-0d8997e95815","resolution":{"observed_at":"2026-05-18T10:42:36.953041Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"McCalpin","venue":null,"work_id":"49d84d13-d4ef-4ebe-88d5-5cced7086bdf","year":1995},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:f7eec473d862ca24bc32ba4d1bf557ac91a798dd7bdd82b8a16b5fd9d8028c76","observation_id":"4fa28b76-e650-4773-a13c-4e57158f110d","resolution":{"observed_at":"2026-05-18T10:42:36.992575Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"a45aba65-0399-4338-8ce6-b57d7f01c58a","year":null},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:171e8c872583ac525e53891d8e253fb430d7d6c6a0afe9dec11b575b17102206","observation_id":"4586eb97-5430-481b-8aca-a2856c72ba9a","resolution":{"observed_at":"2026-05-18T10:42:36.946443Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2104.03142","last_updated":"2021-04-07T14:17:32Z","snapshot_observed_at":"2026-07-06T10:57:17.838513Z","submitted_at":"2021-04-07T14:17:32Z","title":"A matrix math facility for Power ISA(TM) processors","version":1},"cited_work":{"arxiv_id":"2104.03142","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2104.03142","snapshot_observed_at":"2026-07-02T01:16:25.115832Z","title":"A matrix math facility for power isa (tm) processors,","venue":null,"work_id":"6c154229-ecb9-4201-b113-3108adf35dd5","year":2021},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"cited_paper":"/paper/2104.03142","citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:d40d2d7242630a6831a5cce4327d62f0fded1a661cf99b184dd9f9559b6439e9","observation_id":"e6ebe236-58a0-47fa-964f-c5d2b5b2f5bf","resolution":{"observed_at":"2026-05-11T11:26:01.564606Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"f6895d16-2f05-4371-8b13-1cddda695760","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:efea62324650507403207d56fbb68ab148961cd33f464c1d1741bc2d5028f90e","observation_id":"23dad30b-597d-4b85-9d88-aa17513f8d89","resolution":{"observed_at":"2026-05-18T10:42:36.948655Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"998d2d61-f98b-4bc1-92fd-d9898fd1c0a2","year":2020},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:b4161645b8c33e1b869cea3669e43490691fec2de469882450834e1e2c8253fb","observation_id":"19095402-cb50-4000-8d20-053cebccc5ec","resolution":{"observed_at":"2026-05-18T10:42:36.957615Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Scott Gardner, Itay Hubara, Sachin Idgunji, Thomas B","venue":null,"work_id":"20f9c15e-1738-4db5-8d45-226d8780ddeb","year":2020},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:f8ce5884a7d164b860f912e5c68f6703f733123219a65291606cf26165f6659a","observation_id":"8dbbdf35-924e-4f50-a473-3b6252b042a7","resolution":{"observed_at":"2026-05-18T10:42:36.959875Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"7bc4d739-619b-40ec-aeb6-f958638a8511","year":2024},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:ea96b7903e3efc63e63d2d17d276cb84ff9ef4576405e767a3013ab14186dbcf","observation_id":"bbcdab81-d9b3-4b54-84b8-ca14abfa88af","resolution":{"observed_at":"2026-05-18T10:42:36.982681Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"2b42ec78-98a8-4963-8dc7-2440c5c85359","year":2011},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:0fed0c79369de7fef9daa0da2d0d3ca333cb6aa577755d8d596b37ae972460bb","observation_id":"973de633-dde1-4e42-957b-8cf80745671b","resolution":{"observed_at":"2026-05-18T10:42:37.003577Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"767ecb68-c6cb-4d26-9012-8d992e979b06","year":2023},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:d804eed5a69d0ff6f5c7692396b9055432b980adf2375e42641c452d9b721ffa","observation_id":"3759e3d9-e757-43eb-938f-3961fc314f0c","resolution":{"observed_at":"2026-05-18T10:42:36.987940Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Starke and Brian W","venue":null,"work_id":"aa826e29-6707-4667-933b-57b58471767c","year":2020},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:de3b662800f97c967104459139f7e9785ba2d93d2e28769a2894768a449f9e6e","observation_id":"35fd182f-ac97-4ce6-9ef1-e27fc8718ee8","resolution":{"observed_at":"2026-05-18T10:42:36.941601Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"bdf0c736-f164-49a5-be63-aa2826b6ee67","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:0713c52a75afc735e8a03bad85e0f4f1ea1b89dd94cd763a95c9cdfae095ff77","observation_id":"3dc93073-6ea5-4c34-aa12-70c6a1cf77cb","resolution":{"observed_at":"2026-05-18T10:42:37.001563Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"e7a8352e-7395-4204-aaa0-b80ebc544448","year":2023},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:f64563aba561b93ded5e82468895bf502085d2936e70fe32611eba689d489c20","observation_id":"1ec1c186-4f81-436c-9bba-f8ff4f821ba5","resolution":{"observed_at":"2026-05-18T10:42:36.939206Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"8d5bc58b-6350-484c-8c42-8d2d32b795a4","year":2023},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:0fb47d20852fb6145b65e807a00a18b5141613e443d180a88a6fc817644261cc","observation_id":"6936678c-4a50-410c-b6ae-746c375a8c05","resolution":{"observed_at":"2026-05-18T10:42:36.944050Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"623ec2a6-c91f-4a09-a831-b66d53ec24e2","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:a0880dd734fcb872316125cdbc2f4962bba0e0a61ec32d91652c2267c3be2928","observation_id":"b6df7b42-4391-426c-8743-abef76fcad30","resolution":{"observed_at":"2026-05-18T10:42:36.950792Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"001975ee-116d-491a-b995-5df242e2b232","year":2025},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:9a6d1000581b57f2459eba02321fffb8ce3ef7b1c9b163e59ed7ca90a5adfbd4","observation_id":"e198c41a-a443-4389-996b-d75b8626bcd6","resolution":{"observed_at":"2026-05-18T10:42:36.955281Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"2024.The Saturn Microarchitecture Manual","venue":null,"work_id":"0184fde2-a0ee-44b1-8faf-bf7e1189e865","year":2024},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:6936d9e21d337518843d2ab185476189fe59409b4ce8070e985fc3c5ccb8dc01","observation_id":"d37c6de9-f24b-41c1-9110-5167d336a064","resolution":{"observed_at":"2026-05-18T10:42:36.936900Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"4685c313-798a-4f61-9680-3926e2185383","year":2020},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:83a678bb7d02b6606bed335ad3de2dae9d281dee1ddabb8f28b030b98936fc34","observation_id":"fa766593-b75c-4379-a026-cac331f55e55","resolution":{"observed_at":"2026-05-18T10:42:36.931759Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"ce89b045-3561-47b2-a628-8dc57550fe68","year":2023},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:942e62cd93e04d7c00ad13f78cff821daf3eaa93b28a81c246320d4d1508f79c","observation_id":"03b709d1-7f5d-46dd-8e09-bd448cf770b6","resolution":{"observed_at":"2026-05-18T10:42:36.934415Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-03T01:58:36.371324Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead"},"reference_resolution":{"displayed":41,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":28,"verified_exact":3,"verified_fuzzy":10},"total_outbound_references":41},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"thesis":"As of 5 August 2026, this Paper Citation Record lists 41 of 41 outbound references and 0 inbound Pith citation observations for arXiv:2604.11615."}