{"as_of":"2026-08-04T10:42:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:8d36c6141749dc506d8781a7f3f3555e53f684d3a8b485344448b2da96090c45","coverage":[{"denominator":23,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":23,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-10T09:32:19.100780Z","state":"measured"},{"denominator":24,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":24,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-04T06:34:03.388597+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T15:14:08.339342Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2604.14550","snapshot_observed_at":"2026-08-01T15:14:08.339342Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-01T15:14:06.515199Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.339342Z"},"links":{"cited_paper":"/paper/2604.14550","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:eca42a690b660c8b5808a82ecba3fd4f99cc49e5ec1db5076f0080611245e529","observation_id":"dc824629-bea8-437c-9813-9a024cd2f868","resolution":{"observed_at":"2026-08-01T15:14:08.339342Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2604.14550/citation-record","integrity":"/paper/2604.14550/integrity","json":"/paper/2604.14550/citation-record.json","paper":"/paper/2604.14550"},"outbound":[{"citation":{"cited_paper":{"arxiv_id":"2308.10620","last_updated":"2024-04-10T08:41:22Z","snapshot_observed_at":"2026-07-06T16:08:29.285279Z","submitted_at":"2023-08-21T10:37:49Z","title":"Large Language Models for Software Engineering: A Systematic Literature Review","version":6},"cited_work":{"arxiv_id":"2308.10620","doi":"10.48550/arxiv.2308.10620","metadata_source":"arxiv_reference","pith_arxiv_id":"2308.10620","snapshot_observed_at":"2026-07-10T06:15:00.866473Z","title":"arXiv preprint arXiv:2308.10620 (2023)","venue":null,"work_id":"95a41a91-71b5-4995-9900-0c80aa0d96a6","year":2024},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"cited_paper":"/paper/2308.10620","citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:f7a3c244652ed2e4a05d5f6a04e8b5e6d200e66a88f85306b259330eaf4b852c","observation_id":"053d8230-1adf-4e5b-a991-b9883a1004a6","resolution":{"observed_at":"2026-05-10T09:33:41.306803Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2510.26130","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-09T05:26:02.098300Z","title":"Beyond Synthetic Benchmarks.arXiv:2510.26130, October","venue":null,"work_id":"1aa88c7e-e325-4bd2-b495-9dcae54f3909","year":2025},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:8c8ce18ae7811b45e44f491aa825f524153a17b2df706e381fa3f78b8bbfef7f","observation_id":"433abeaf-255d-4ac8-8bf4-f97ecf89607e","resolution":{"observed_at":"2026-05-10T09:33:41.316354Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Hivegen–hierarchical llm-based verilog generation for scalable chip design","venue":null,"work_id":"03af7dd9-a64d-4589-80c6-651895ab1a56","year":2025},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:f3655bdc7ac70d0d8f2010b993ef3084e44d705683f945629807a6c64b876ae9","observation_id":"9579d414-a7ba-452b-bc0e-58dd1d86f06f","resolution":{"observed_at":"2026-05-20T17:03:42.293660Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2512.00020","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-02T11:26:54.330067Z","title":"Large language model for verilog code generation: Literature review and the road ahead","venue":null,"work_id":"e71d61c5-25cc-4f14-b3df-90d41ee79e7a","year":2025},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:33aad8e1b8a75b88b3065d6fd96b6d3d5106039e27fd066032256023add0e966","observation_id":"76ed8ee6-deb8-453a-895c-6bdaf176022d","resolution":{"observed_at":"2026-05-10T09:33:41.313179Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Spec2rtl- agent: Automated hardware code generation from complex specifications using llm agent systems","venue":null,"work_id":"065bf5b8-b9ed-4064-8dd2-c7ea5b1a7448","year":2025},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:711d876deef9afa036e8f68303b52c72c19e9c173d81f8a15230e1e9ffef9c9b","observation_id":"d62c3dcf-8bf7-48a5-abbe-b3a005c1da50","resolution":{"observed_at":"2026-05-20T17:03:42.309144Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Rome was not built in a single step: Hierarchical prompting for llm-based chip design","venue":null,"work_id":"1c43e50d-8d39-4c18-a94d-31d566899842","year":2024},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:186c0c0aa081631c080237ccb71157a8c7813978ad9b50e86d30b87429cb826a","observation_id":"eb8f51e0-7103-4d9a-a89f-4c4fb9f19439","resolution":{"observed_at":"2026-05-20T17:03:42.301948Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Assertionforge: Enhancing formal verification assertion generation with structured representation of specifications and rtl","venue":null,"work_id":"df241fb2-94ec-408d-8c53-d113cf628a95","year":2025},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:5fc5664222f54937199bb3be5d671c44d128af85c056c431c42c22f71d3ead0a","observation_id":"e636aed3-715c-41d7-98a9-cf76bee472a4","resolution":{"observed_at":"2026-05-20T17:03:42.297775Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2511.06067","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Automating hardware design and verification from architec- tural papers via a neural-symbolic graph framework","venue":null,"work_id":"ccabde52-2776-4c73-aacc-d07662089bc1","year":2025},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:6f465fe4de71de45989c8340178d5d5202eae9510e21179ad67b661e4d2e4781","observation_id":"515b2053-3628-4b53-ae6e-3b84e749ba9a","resolution":{"observed_at":"2026-05-10T09:33:41.310040Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Verirag: A knowledge graph-augmented rag for verilog and assertion generation","venue":null,"work_id":"720265eb-8a52-44a0-874b-9cac9f213d94","year":2026},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:84bd9faf3aa643f33ff08cbd61c6da462c8287347810dd85f8b7802eab0ff464","observation_id":"49979ff1-4a71-43bb-8367-5a715d47c22f","resolution":{"observed_at":"2026-05-20T17:03:42.299780Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"NotebookLM","venue":null,"work_id":"da81330d-2533-41a0-baba-d2fc4aa539d6","year":2024},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:9753a476d3e803c5ea27ed2d983bb15ce80b81431e509c278970d047eca9fe21","observation_id":"4fcc3604-1ece-4095-b1d1-e97d92a42ab1","resolution":{"observed_at":"2026-05-20T17:03:42.295650Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Chatcpu: An agile cpu design and verification platform with llm","venue":null,"work_id":"30f46e7c-4fc6-43a7-94e2-b5d648ae9cb3","year":null},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:8dbc2c81d7a895ac10b2eb43c43b98a559a5c59a438cdbe8abe4ed12afe9a25d","observation_id":"08c788a2-f8a8-4e84-9fea-825debb30519","resolution":{"observed_at":"2026-05-20T17:03:42.306522Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"9329.365849","doi":"10.1145/3649329.3658493","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T11:50:26.030339Z","title":"Available: https://doi.org/10.1145/3649329.3658493","venue":null,"work_id":"a9d88d5e-c5be-45ab-b46f-72640ba29ddd","year":2024},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:3937ab250c08e9855484a49f89d0f8cbdfa63d9a4cdac03e05f8d57c4ae1a7f7","observation_id":"14bdc74a-da8f-481d-8584-ec583f92abb7","resolution":{"observed_at":"2026-05-10T09:33:40.766208Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Openroad project: Toward autonomous ic design","venue":null,"work_id":"613232f2-4771-4cd5-b067-1a54b14dae1f","year":2025},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:4a53f51bd91a7b838de6caf8eb839b7d1f23ed7c922fd1fdefe9390c5247ca30","observation_id":"a281d0bd-8fdf-45cf-a344-2d4ce2a88783","resolution":{"observed_at":"2026-05-20T17:03:42.291553Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Icarus verilog","venue":null,"work_id":"481b8e83-ed0c-4c33-a91d-5f95f43a353e","year":2026},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:5a7b824135d6c69cf2a7b7cdae1a3fb7cafaa1126f37acc7285eaa0fadd1071a","observation_id":"451d543f-8478-4898-b6a8-38818cb1d1a5","resolution":{"observed_at":"2026-05-20T17:03:42.304250Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Claude Sonnet 4.6","venue":null,"work_id":"b97bf84b-7720-4450-8b67-788cb56c39a9","year":2026},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:8b3e6295b5e1dc8b13d4e9cbb36afb0d2df4a29f4f8e9185d816183c8a4fd5b5","observation_id":"42c3fb8e-c534-44c4-b421-3595914817f2","resolution":{"observed_at":"2026-05-20T17:03:42.283081Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Yosys open synthesis suite","venue":null,"work_id":"2f27c2fa-add6-4097-948e-aae1973aae81","year":null},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:a0b6785b6aa37303fbc081da46d9dcd65c1a984f1bddab163c195675c6435ce6","observation_id":"81fcec29-adc6-4784-af01-1232b722b6df","resolution":{"observed_at":"2026-05-20T17:03:42.287541Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Openlane 2: Making the most popular open source asic implementation flow","venue":null,"work_id":"5230db0a-2f3c-4e18-8555-76993da9bea0","year":2024},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:d91cf6e0e1a562cfd333ead0def97b12686df040492c8b25d4b55cadbab2ab71","observation_id":"426fa53d-7697-40d7-a423-8c804975d8d8","resolution":{"observed_at":"2026-05-20T17:03:42.281357Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"The risc-v instruction set manual, volume i: User-level isa, version 2.1","venue":null,"work_id":"90abbe2a-293d-45df-805e-54771d36df22","year":2016},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:c8d2a8a2692719e56cc77ddcaf0db4b98f6dd86b52142159d2ef898a342cd097","observation_id":"202f488a-01bd-46cc-b982-bdf8782f4231","resolution":{"observed_at":"2026-05-20T17:03:42.289746Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Autogen: Enabling next-gen llm applications via multi-agent conversations","venue":null,"work_id":"42e9c7d8-7285-429f-beed-57d059f4b220","year":2024},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:1d8ece88f3dd4f26d0f55f5011d7d22db8722f5fa8fccdebf0d183d346c320c1","observation_id":"d3ff1257-26fe-4d7b-9a7d-6fe037180bea","resolution":{"observed_at":"2026-05-20T17:03:42.285296Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Gpt-4o mini: advancing cost-efficient intelligence","venue":null,"work_id":"58f59b80-42b8-49a5-bfc7-a90f4b76ea51","year":2024},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:01214714fe8ff6042c4597a22896296d447221f2cc232201809b6c9088048f7c","observation_id":"07a15a0b-2ecc-4db1-890b-af08e5d41bc5","resolution":{"observed_at":"2026-05-20T17:03:42.279191Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.6028/nist","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T06:11:42.256116Z","title":"NIST Special Publication 800-230 (Initial Public Draft), National Insti- tute of Standards and Technology (Apr 2026).https://doi.org/10.6028/NIST","venue":null,"work_id":"db2b1a9f-6e52-4601-8e5b-365735468c1e","year":2025},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:7fe9de3223710178d803e1b74e09214ade094fd148344535d3d2760fb58e161c","observation_id":"540426a7-8354-4644-8a06-8ae6a06855b0","resolution":{"observed_at":"2026-05-10T09:33:40.762166Z","resolver_source":"doi_truncated","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.6028/nist.fips.186-5","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Digital signature standard (dss)","venue":null,"work_id":"8e08e5f2-4a55-421e-8ab5-b773c8c60808","year":2023},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:aec56d4194ea1f581c783b5cf1a10d172484a2d06c902210c8cb0f0a15e1359b","observation_id":"2cac03e0-6c1b-48d5-88a1-accc46fc959a","resolution":{"observed_at":"2026-05-10T09:33:40.759339Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.6028/nist.fips.198-1","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"The Keyed -Hash Message Authentication Code (HMAC)","venue":null,"work_id":"8f8975fa-3869-4e68-942a-05fc9cfc6c7c","year":2008},"citing_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-05-10T09:32:19.100780Z"},"links":{"citing_paper":"/paper/2604.14550"},"observation_digest":"sha256:1bff8914bf364f640c710e1e1ee6f00b8a28bc9dc7083f6f5f526ebc688d44da","observation_id":"579b74aa-0419-421b-bbe9-79b2a5ac86f1","resolution":{"observed_at":"2026-05-10T09:33:40.756531Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs"},"reference_resolution":{"displayed":23,"state_counts":{"malformed_identifier":1,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":0,"verified_exact":6,"verified_fuzzy":15},"total_outbound_references":23},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"thesis":"As of 4 August 2026, this Paper Citation Record lists 23 of 23 outbound references and 1 inbound Pith citation observation for arXiv:2604.14550."}