{"as_of":"2026-08-04T00:58:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:95ddfacf94f7d8dae69328be820ff18e6b42b467f7bb7fd59ea7548b597a681f","coverage":[{"denominator":20,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":20,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-10T06:05:50.615357Z","state":"measured"},{"denominator":25,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":25,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-03T06:30:56.289259+00:00","state":"measured"},{"denominator":5,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":5,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T15:14:09.045687Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-07-01T14:05:46.772935Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"cited_work":{"arxiv_id":"2604.17097","doi":null,"metadata_source":"pith","pith_arxiv_id":"2604.17097","snapshot_observed_at":"2026-07-01T14:05:46.772935Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","venue":"cs.AR","work_id":"d6ccc123-f953-4bc3-9292-b7f9248a0dd4","year":2026},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-12T03:57:51.577486Z"},"links":{"cited_paper":"/paper/2604.17097","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:dc643569b1ab06382801f3d854e63b036936a829e10422d91d1d0c146f311938","observation_id":"e1f8687b-129d-4df0-be14-98ef74c10544","resolution":{"observed_at":"2026-05-12T06:51:26.828732Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"cited_work":{"arxiv_id":"2604.17097","doi":null,"metadata_source":"pith","pith_arxiv_id":"2604.17097","snapshot_observed_at":"2026-07-01T14:05:46.772935Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","venue":"cs.AR","work_id":"d6ccc123-f953-4bc3-9292-b7f9248a0dd4","year":2026},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-14T21:12:08.821202Z"},"links":{"cited_paper":"/paper/2604.17097","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:f21a5565ad8d97295fb9f1c32efc356658c275a26a554db46234ed9e2fd44a74","observation_id":"bcc694e5-6c25-42d0-a2dc-1df50db7722f","resolution":{"observed_at":"2026-05-14T21:12:58.791135Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"cited_work":{"arxiv_id":"2604.17097","doi":null,"metadata_source":"pith","pith_arxiv_id":"2604.17097","snapshot_observed_at":"2026-07-01T14:05:46.772935Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","venue":"cs.AR","work_id":"d6ccc123-f953-4bc3-9292-b7f9248a0dd4","year":2026},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":3},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-21T08:58:25.469021Z"},"links":{"cited_paper":"/paper/2604.17097","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:4f57b4cc106d9cab564f2cd643e186dc7c036563d82098724483a2811b4898c6","observation_id":"07eb13a1-04df-44fe-93f9-c18e87fab84b","resolution":{"observed_at":"2026-05-21T08:59:55.403628Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"cited_work":{"arxiv_id":"2604.17097","doi":null,"metadata_source":"pith","pith_arxiv_id":"2604.17097","snapshot_observed_at":"2026-07-01T14:05:46.772935Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","venue":"cs.AR","work_id":"d6ccc123-f953-4bc3-9292-b7f9248a0dd4","year":2026},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":4},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-06-30T22:18:09.663488Z"},"links":{"cited_paper":"/paper/2604.17097","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:90bfe0c91a881d7e5e8c2b6aa7d2857ded8cda6dff1587cb63ece3b67f08b7f4","observation_id":"91fa6ba4-f451-47c2-9334-b69806efc10f","resolution":{"observed_at":"2026-07-01T14:05:46.774164Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2604.17097","snapshot_observed_at":"2026-08-01T15:14:09.045687Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-01T15:14:06.515199Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:09.045687Z"},"links":{"cited_paper":"/paper/2604.17097","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:83b6427038f459fbf26e494893ec5766ca317b268e3793f98c85c7c395a7f916","observation_id":"bc39b5c6-f78e-4d96-8e2a-ca939a8b7f77","resolution":{"observed_at":"2026-08-01T15:14:09.045687Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2604.17097/citation-record","integrity":"/paper/2604.17097/integrity","json":"/paper/2604.17097/citation-record.json","paper":"/paper/2604.17097"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Occupational outlook handbook: Computer hardware engineers","venue":null,"work_id":"46d3b8d7-e9c4-4c4a-8529-02de4934ffbe","year":2025},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:162e4ec910b781b41a5bb47a2822d5ed027de3e47c0b1ea44d6534f8dec1f9db","observation_id":"74febae0-40f5-4a41-9b4c-c8fc9cb82753","resolution":{"observed_at":"2026-05-21T17:50:27.409694Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"High-level synthesis for FPGAs: From prototyp- ing to deployment","venue":null,"work_id":"6a416eac-e6de-452f-9fd2-00f26bbd3c9f","year":2011},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:b0de60e8f06eb2d30a2e196c11f6cf7910e08b2d8acd84d9998016c39099336c","observation_id":"4e953206-0d01-4d92-8ad5-17c321a7b845","resolution":{"observed_at":"2026-05-21T17:50:27.412476Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Bambu: An open-source research frame- work for the high-level synthesis of complex applications","venue":null,"work_id":"10200fc8-f3eb-4924-91aa-bfed5301d4cd","year":2021},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:a40691c881d24126dc2ff6c7119d3da65fe215addf8ba532328a587c3b3f1915","observation_id":"7ed4104f-206b-46fb-9a36-76d7bbbde86a","resolution":{"observed_at":"2026-05-21T17:50:27.384203Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Chip-Chat: Challenges and opportunities in conversational hardware design","venue":null,"work_id":"bab976aa-e209-49e3-999c-05ca24b8f11b","year":2023},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:53e07fde6bbc6f0ca97fbb8248476fa94635b30667a7392ea96c8a5e266af7fb","observation_id":"00b9e482-847e-4388-93a2-82369ee7596b","resolution":{"observed_at":"2026-05-21T17:50:27.397694Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"VerilogEval: Evaluating large language models for Verilog code generation","venue":null,"work_id":"75bf2c6b-6610-4253-8339-7bef304e1233","year":2023},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:66bfa8d8a784d78e662db150c9483629a1b5164eb1aef36e31e0df58e67bd567","observation_id":"5fc54b44-2712-40af-9d21-bd609574f15e","resolution":{"observed_at":"2026-05-21T17:50:27.386790Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"RTLLM: An open-source benchmark for design RTL generation with large language model","venue":null,"work_id":"11f30398-f35e-41cf-b1d6-3e6c815f6254","year":2024},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:8b2982518ae0295934193afa6c7b958ceadbad523e8a71fc241c3c6aeecfcda4","observation_id":"3628dc94-9714-4159-8127-7d7ec9cba5c0","resolution":{"observed_at":"2026-05-21T17:50:27.400172Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Benchmarking large language models for automated Verilog RTL code generation","venue":null,"work_id":"b3df45b0-eb22-4d89-a6db-01684eb82053","year":2023},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:c09563513f709202c420b7dcc0722b6e738ef00342a9235e0f09433db1ac25c6","observation_id":"6fc1b62f-a4a7-406d-af2e-ff4047715b1a","resolution":{"observed_at":"2026-05-21T17:50:27.392104Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"244507c8-409b-4db6-9651-c4103e9157d6","year":1986},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:1140e25e991aa6fe4b380ca7d0110a612c93de671ca6e89a434b38d3510beffb","observation_id":"0757ea5f-83c4-454c-bc30-e024a464b3b5","resolution":{"observed_at":"2026-05-21T17:50:27.415042Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Chisel: Constructing hardware in a Scala embedded language","venue":null,"work_id":"b90d76ba-13ac-4b4b-a848-c2904d314734","year":2012},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:e3b559d64c12b784b2231a706995ac7a323976786beee4227501a3d942daa727","observation_id":"f3f452bc-7a29-4c07-b1f7-537dd806626d","resolution":{"observed_at":"2026-05-21T17:50:27.406931Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"The Rocket Chip generator","venue":null,"work_id":"a92bb728-5ca1-42cf-9f14-20a57f23db15","year":2016},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:2f34fdc264a3d6dd06f25d084fb9a5801c6b0eeb1dee4d35e7cd70fbbb64faec","observation_id":"597f41f5-c4f8-48ce-a1fe-4d71c0683cec","resolution":{"observed_at":"2026-05-21T17:50:27.394865Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Bluespec System Verilog: Efficient, correct RTL from high level specifications","venue":null,"work_id":"afcffe10-bfdc-47cb-94b4-8bb51311d590","year":2004},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:8a7e0a6651e672ea4dab57cf97ec92f9005755b9ff00bce45faa02a0615ac7f6","observation_id":"c1f37d93-b14d-4040-919c-9d7b4fc9a3e5","resolution":{"observed_at":"2026-05-21T17:50:27.389402Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"PyMTL3: A Python framework for open- source hardware modeling, generation, simulation, and verification","venue":null,"work_id":"576562ea-5097-43b1-abed-99aa2d88a929","year":2020},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:4dfaf3d2ca77d69981b3f90a739420a46a9d0bb2ed9fb6bf1098bbebcedfed24","observation_id":"af36c020-0db8-407f-8cee-6657d6bc082d","resolution":{"observed_at":"2026-05-21T17:50:27.403024Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"LLVM: A compilation framework for lifelong program analysis & transformation","venue":null,"work_id":"9bb666fa-48b4-48c3-8dc3-9c2396b796a0","year":2004},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:f56d722fe3676c572e34205bdafef70a809b19a72e2f1240a5f5ced01b9a546c","observation_id":"f6bbedca-d7bc-4e0b-8616-ade8e311a4f5","resolution":{"observed_at":"2026-05-21T17:50:27.420169Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"RTLCoder: Fully open-source and efficient LLM-assisted RTL code generation technique","venue":null,"work_id":"a5d9c0b5-f499-40b4-99d7-36c150c4dbae","year":2025},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:7d416d79d43a6c5395aec7552282e5f9bf73d112d239d5a261baf520c57627ba","observation_id":"8028d2d1-5d2a-4e76-b356-5515330cea10","resolution":{"observed_at":"2026-05-21T17:50:27.417768Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"BetterV: Controlled Verilog generation with discriminative guidance","venue":null,"work_id":"aeb2a92a-cdbc-4e19-a076-53606f268a1b","year":2024},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:59cf41cf8df91a245de80ebf954040bb50339e33d28aeeafe412f64808945f98","observation_id":"b9e63713-875c-4785-a3a5-ea907040a9d4","resolution":{"observed_at":"2026-05-21T17:50:27.422674Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2305.14019","doi":"10.48550/arxiv.2305.14019","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-10T06:15:00.866473Z","title":"Chipgpt: How far are we from natural language hardware design","venue":null,"work_id":"ea22f726-6b4f-4390-980b-33a05f5a8025","year":2023},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:a69b7461dbf04fcb5b9fbeb5eec5ec782b78539081fce07921fcc4a98c284105","observation_id":"470f2cd8-5c42-4840-9460-69fdb80b3d4e","resolution":{"observed_at":"2026-05-10T06:06:18.445321Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.04887","last_updated":"2024-06-04T19:12:48Z","snapshot_observed_at":"2026-07-30T18:01:30.191846Z","submitted_at":"2023-11-08T18:46:39Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback","version":2},"cited_work":{"arxiv_id":"2311.04887","doi":"10.48550/arxiv.2311.04887","metadata_source":"arxiv_reference","pith_arxiv_id":"2311.04887","snapshot_observed_at":"2026-07-10T06:15:00.866473Z","title":"AutoChip: Automating hdl generation using llm feedback","venue":null,"work_id":"8e9d5b5a-67f0-4315-a5cf-d843ef296a3a","year":2023},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"cited_paper":"/paper/2311.04887","citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:662ccf6eb7e0afe434f8c4b6b8ee603065f1a2ba71f0536b6ad2d4910b83c9fe","observation_id":"fb9aa621-83b8-42e8-a0c7-3d94c8847e6b","resolution":{"observed_at":"2026-05-10T06:06:18.442613Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Yosys – a free Verilog synthesis suite","venue":null,"work_id":"296a32bb-4212-45e9-b914-a068648ff75c","year":2016},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:ed2d73925f232a758127ce651ebf2c5294bbf96e77ef0fa43eaa15179a2f3c64","observation_id":"05284ad1-089b-4cc8-b544-243222134ff4","resolution":{"observed_at":"2026-05-21T17:50:27.425405Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Yosys+nextpnr: An open source framework from Verilog to bitstream for commercial FPGAs","venue":null,"work_id":"f9fca32c-6414-4e58-b065-9484bfe059da","year":2019},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:dab9300ccd514d2541fd6c54096dec602bc66488a49b6ec41e4e3eedffd03eca","observation_id":"6f327949-6f21-462b-835c-c5e64fde18ab","resolution":{"observed_at":"2026-05-21T17:50:27.427632Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Synthesis-in-the-loop evaluation of LLMs for RTL generation: Quality, reliability, and failure modes","venue":null,"work_id":"28520925-8c67-4a34-9ed8-bc778bb02e41","year":2026},"citing_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-05-10T06:05:50.615357Z"},"links":{"citing_paper":"/paper/2604.17097"},"observation_digest":"sha256:925b7615e79096e7e27d6bdddb9cf4a632fc0ed791b605574048341a0df64c65","observation_id":"843c8f02-50b1-4cd6-948a-860af81624de","resolution":{"observed_at":"2026-05-21T17:50:27.429988Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-02T13:59:46.821368Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design"},"reference_resolution":{"displayed":20,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":1,"verified_exact":2,"verified_fuzzy":17},"total_outbound_references":20},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"thesis":"As of 4 August 2026, this Paper Citation Record lists 20 of 20 outbound references and 5 inbound Pith citation observations for arXiv:2604.17097."}