{"as_of":"2026-08-01T09:51:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:279326cc72c46b9f88e45dba3397efc80bec04dc348244dcc49efcd2270d5617","coverage":[{"denominator":31,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":31,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-08T05:19:55.032967Z","state":"measured"},{"denominator":31,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":31,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-01T06:32:01.292127+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2604.23602/citation-record","integrity":"/paper/2604.23602/integrity","json":"/paper/2604.23602/citation-record.json","paper":"/paper/2604.23602"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Deeprtl: Bridging verilog understanding and generation with a unified representation model","venue":null,"work_id":"ea9c0db1-ecb5-4de9-afea-595529787f6b","year":null},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:30e6ae5a6cdc1dbad188ae6bd068ba1950ca92032c7a0b72e3ea1360849f9150","observation_id":"2d8994a3-1d8e-4cf6-b9e4-33be4a3df1eb","resolution":{"observed_at":"2026-05-26T19:57:56.651069Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"669e0aad-5a51-4640-b58b-f32d02fe9464","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:389ac004f0a6678a6a1ebcfedd005aeb3cdca06d8ef7d6b72e2f8b978e697b48","observation_id":"1cb90b7b-aad0-4911-b65a-b0f69acb6c37","resolution":{"observed_at":"2026-05-26T19:57:56.604010Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-01T08:53:54.834324Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"cited_work":{"arxiv_id":"2501.04908","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2501.04908","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Haven: Hallucination-mitigated llm for verilog code generation aligned with hdl engineers","venue":null,"work_id":"c80f8f7c-0250-4e23-905d-22d5cc91a966","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2501.04908","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:603e3fa8bff63452a8de2b77ff068c7d5e571bf6dfbe100afb7940d1294c14ad","observation_id":"b20746bb-c2d5-450a-aff6-f90c945be39b","resolution":{"observed_at":"2026-05-11T21:31:14.856474Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2412.05393","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Hivegen–hierarchical llm-based verilog generation for scalable chip design","venue":null,"work_id":"d5f9a543-4f42-4ea6-9710-a53e44618c59","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:a9bbe01be2be27181d09e93d1da2856c0e3c848f718bd6b4fe6da9b7878049bd","observation_id":"0144fa8c-658c-4cb8-ad85-52db590f4abc","resolution":{"observed_at":"2026-05-11T21:31:14.703917Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2502.10815","last_updated":"2025-02-15T14:41:42Z","snapshot_observed_at":"2026-07-06T20:37:05.273140Z","submitted_at":"2025-02-15T14:41:42Z","title":"LintLLM: An Open-Source Verilog Linting Framework Based on Large Language Models","version":1},"cited_work":{"arxiv_id":"2502.10815","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2502.10815","snapshot_observed_at":"2026-07-04T12:39:49.531452Z","title":"Lintllm: An open-source verilog linting framework based on large language models","venue":null,"work_id":"534258d9-17cf-4526-aade-7ad5b2c47103","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2502.10815","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:d8579f02c047703732b9033b0cac4beea133f6078815d0ba9948f1217baf5f2c","observation_id":"4f221e8d-fdde-4f56-99b0-fab2017d583c","resolution":{"observed_at":"2026-05-11T21:31:14.810534Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Verigen: A large language model for verilog code generation.ACM Transactions on Design Automation of Electronic Systems, 29(3):1–31","venue":null,"work_id":"95ffbd5b-a594-427e-87a6-3618f4e0f38b","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:02b982188a371bdb526911ae63625b8d72e82ae709efa70acb14c5a902e747a9","observation_id":"d1251b26-f2b7-43a6-bf43-f91a25a5ae7e","resolution":{"observed_at":"2026-05-26T19:57:56.600135Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-07-06T19:38:57.409491Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":"2410.18582","doi":"10.48550/arxiv.2410.18582","metadata_source":"arxiv_reference","pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-07-10T06:15:00.866473Z","title":"Llm-aided efficient hardware design automation","venue":null,"work_id":"1845e838-f11f-453c-95fd-2c43ee462179","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:dd08c3b3c432de8def6ea29cc57fdd4b6ef7f187140a9bcee7e53943f392ba16","observation_id":"f321bd89-4314-46b0-b4da-e57a9998c89c","resolution":{"observed_at":"2026-05-11T21:31:14.827210Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2412.07822","last_updated":"2024-12-10T21:53:55Z","snapshot_observed_at":"2026-07-06T20:04:52.625621Z","submitted_at":"2024-12-10T21:53:55Z","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","version":1},"cited_work":{"arxiv_id":"2412.07822","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2412.07822","snapshot_observed_at":"2026-07-04T15:09:55.576790Z","title":"Mage: A multi-agent engine for automated rtl code generation","venue":null,"work_id":"098bb544-e7c8-4bb6-a065-febc7823835f","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2412.07822","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:47f363c64b0dc4b4113e8718a0d6ce1ae2ad74e371fab5141be9e9a31e69f42c","observation_id":"c60c5277-9a4e-45e9-9f56-2c4313d5b00f","resolution":{"observed_at":"2026-05-11T21:31:14.786389Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Codev: Empowering llms with hdl generation through multi-level summarization.IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems","venue":null,"work_id":"75cfef75-f26a-49a4-9c85-5ced77fb8531","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:ef1bcde9521474edb2c04e43fff0c98aa396be10af0fd69850593b2d819d45f0","observation_id":"0b422b51-48fe-4bb4-b509-f16ba569fca3","resolution":{"observed_at":"2026-05-26T19:57:56.639814Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.00176","last_updated":"2024-04-04T20:18:57Z","snapshot_observed_at":"2026-07-06T16:41:27.099792Z","submitted_at":"2023-10-31T22:35:58Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","version":5},"cited_work":{"arxiv_id":"2311.00176","doi":"10.48550/arxiv.2311.00176","metadata_source":"pith","pith_arxiv_id":"2311.00176","snapshot_observed_at":"2026-07-10T06:15:00.866473Z","title":"Liu, T.-D","venue":"cs.CL","work_id":"74982c93-ddcb-4766-ac17-f5a05c462de7","year":2023},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2311.00176","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:573905ce4c5c4df08aa3e86a69734b2cf9db7dae9d5516b6ca5d97adcfb77e7f","observation_id":"1f92ed4d-c71b-4d86-bd3b-a53e8922a7b4","resolution":{"observed_at":"2026-05-11T21:31:14.800195Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-07-11T06:49:02.901173+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-11T06:49:02.901173+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A multi-expert large language model architecture for verilog code generation","venue":null,"work_id":"1465a7b6-af75-477d-b3a4-9a35b6005887","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:ac245d42e692bfa61cb934779209644ed5a5ff54202aa09d005e87407cfe499c","observation_id":"ff17a1cf-b875-4f35-bb50-3bfb704839a7","resolution":{"observed_at":"2026-05-26T19:57:56.596233Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-07-06T19:18:21.930632Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":"2409.12993","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-07-04T12:39:49.548439Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair","venue":null,"work_id":"815353e5-d928-40a8-925e-0eabcf787dae","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:f84efcc273eed88659ed3f142dc2e4c13be3e39d51d860f8645ecc9f0562446c","observation_id":"a6affd56-9c68-43d1-880f-f2ab95791147","resolution":{"observed_at":"2026-05-11T21:31:14.713384Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2603.04646","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Hdlforge: A two-stage multi-agent framework for efficient verilog code generation with adaptive model escalation","venue":null,"work_id":"77971218-21e4-4ab0-beed-dc18a9ac24af","year":2026},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:85644e2a66028c3eb883c605ca498e1fca424fd0394a7a67b93c0adcf9653999","observation_id":"4e85bedf-00d9-4f0f-996c-670eb06078e6","resolution":{"observed_at":"2026-05-11T21:31:14.848632Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Optimizing urban mobility through complex network analysis and big data from smart cards.IoT, 6(3):44","venue":null,"work_id":"9b20ac28-5588-419d-b28f-5287f87295a5","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:70ee12255cd95405ad8c7ac3cf55da181e42992df55a064a211a6e1f5b2b6fb8","observation_id":"1fa9fa57-ca4b-4109-aaa3-5ab713b792b0","resolution":{"observed_at":"2026-05-26T19:57:56.628465Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"a5a2126c-7698-4ec7-a0a2-a5c2e69560e3","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:9fe73cc52f54d0c31a3a504011eda24c67cb1d3177be03ddd37909dfc7dbe0b6","observation_id":"5243de8e-977e-42d5-b81e-a56b5a709226","resolution":{"observed_at":"2026-05-26T19:57:56.624349Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.16237","last_updated":"2024-09-02T07:25:21Z","snapshot_observed_at":"2026-07-06T18:50:31.528338Z","submitted_at":"2024-07-23T07:22:25Z","title":"OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection","version":2},"cited_work":{"arxiv_id":"2407.16237","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.16237","snapshot_observed_at":"2026-07-03T00:47:30.472098Z","title":"Origen: Enhancing rtl code generation with code-to-code augmentation and self-reflection","venue":null,"work_id":"4db2bc96-cacf-4fe7-9083-2fbd6f57ebe1","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2407.16237","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:139ede9014d64bda77847e311ba678ffc62df1bcc24cd44defdaf890390c5dbe","observation_id":"b766bd0e-9a23-4b22-a50c-0337ecdfb65f","resolution":{"observed_at":"2026-05-11T21:31:14.694367Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Masterrtl: A pre-synthesis ppa estimation framework for any rtl design","venue":null,"work_id":"b7dc68b1-5fc6-49ff-9d49-806092383b0d","year":2023},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:5402d95deb9ae1a31afcf4881bb0da5d6a404b01a45463b40c5994dca9805332","observation_id":"3ad2f15a-279c-4cc0-bab4-4c2af4edd7bd","resolution":{"observed_at":"2026-05-26T19:57:56.632370Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Annotating slack directly on your verilog: Fine-grained rtl timing evaluation for early optimization","venue":null,"work_id":"db33481c-9f24-4198-829e-6e4d35c1acda","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:74295a32cca2e4480aadfcaf215c793a32da577aca297687777c779493669ec8","observation_id":"2363c73f-74f4-4696-aaba-22ea52cffaee","resolution":{"observed_at":"2026-05-26T19:57:56.636109Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Icd 2 s: A hybrid ising- classical-machines data-driven qubo solver method","venue":null,"work_id":"dd1fbef4-7808-4212-bfe4-9cd3f972825a","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:bd0166cb5be8be2642e36a03cc896b14ed3e7df336b6d33614ef852a2b3310e7","observation_id":"8a1d306b-8cb1-4dba-9b8a-3f9a11025711","resolution":{"observed_at":"2026-05-26T19:57:56.643302Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.08403","last_updated":"2024-10-10T22:27:21Z","snapshot_observed_at":"2026-07-06T19:31:31.809692Z","submitted_at":"2024-10-10T22:27:21Z","title":"MENAGE: Mixed-Signal Event-Driven Neuromorphic Accelerator for Edge Applications","version":1},"cited_work":{"arxiv_id":"2410.08403","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2410.08403","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Menage: Mixed-signal event-driven neuromorphic accelerator for edge applications","venue":null,"work_id":"680c34b1-ef08-4941-bae6-b768fb91a4a7","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2410.08403","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:98d7d875dca2aeb7587124bcc1b8315d5dd017ff9c332b0dce6670c6dd2fd20e","observation_id":"a2f76c5a-f05f-4bde-92ea-e8b6dd13f0e8","resolution":{"observed_at":"2026-05-11T21:31:14.755143Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Llsm: Llm-enhanced logic synthesis model with eda-guided cot prompting, hybrid embedding and aig-tailored acceleration","venue":null,"work_id":"b9383c84-f718-4f26-9d8d-dbd086cbfd0f","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:477793d0578813f92adaf9762b36c8429eb88686871758de250780a2aa4e8608","observation_id":"6ca5a29d-24e9-486c-b236-8f59dddd4174","resolution":{"observed_at":"2026-05-26T19:57:56.647472Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.02168","last_updated":"2025-05-04T16:18:57Z","snapshot_observed_at":"2026-07-06T21:18:45.864722Z","submitted_at":"2025-05-04T16:18:57Z","title":"CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design","version":1},"cited_work":{"arxiv_id":"2505.02168","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.02168","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Circuitfusion: multimodal cir- cuit representation learning for agile chip design","venue":null,"work_id":"5036207f-a9d3-4e27-ab4b-7f320379aa83","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2505.02168","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:a4d1f89a1f414a09d4a6da57269c4677e7cacce89ec1a034340301fac3c758c9","observation_id":"7a34d4d0-50a2-42a0-92af-b441ef1eafa3","resolution":{"observed_at":"2026-05-11T21:31:14.818923Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2502.18297","last_updated":"2025-02-25T15:34:00Z","snapshot_observed_at":"2026-07-06T20:42:29.090543Z","submitted_at":"2025-02-25T15:34:00Z","title":"DeepCircuitX: A Comprehensive Repository-Level Dataset for RTL Code Understanding, Generation, and PPA Analysis","version":1},"cited_work":{"arxiv_id":"2502.18297","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2502.18297","snapshot_observed_at":"2026-07-03T00:47:30.506255Z","title":"Deepcircuitx: A comprehensive repository-level dataset for rtl code understanding, generation, and ppa analysis","venue":null,"work_id":"34ae0ec3-4c53-4bdb-bb08-c427cf644eaa","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2502.18297","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:93c810b6b295500a06f7dfdbef8a7b010c1f6ea5afeb76af250163ebe818d47c","observation_id":"ce11a261-9f85-4218-bcff-99d800ea6796","resolution":{"observed_at":"2026-05-11T21:31:14.683806Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Rocketppa: Ultra-fast llm- based ppa estimator at code-level abstraction.arXiv e-prints, pages arXiv–2503","venue":null,"work_id":"3613aa14-1d5b-4f10-a84b-151de3d2a6b6","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:f934becaef05963e7627ab9e653c226076756f8fdf389af0940a28af5432943f","observation_id":"1e4b88b1-3cdf-46db-a549-2e9bc5c505cf","resolution":{"observed_at":"2026-05-26T19:57:56.617183Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2412.06947","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-03T04:37:37.424449Z","title":"Pyranet: A multi-layered hierarchical dataset for verilog","venue":null,"work_id":"842d3d92-72c1-41d8-be84-b2caa55c5413","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:0970c9414469e7d71e6ebf3db4e1fee15f2b0332af1839c9ac114a2c69f13b13","observation_id":"5180193d-38cd-4b3a-b796-d1b637843f21","resolution":{"observed_at":"2026-05-11T21:31:14.736356Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Verilogeval: Evaluating large language models for verilog code generation","venue":null,"work_id":"a84ac52e-2156-4518-8b3b-181c0bb54daf","year":2023},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:ad11304f5b525224266b1066c6cb717c60eecc88d66d3f49df54ec93cd50e0da","observation_id":"2a545c0c-ec5a-4c9b-bf23-354d6fd1513c","resolution":{"observed_at":"2026-05-26T19:57:56.621041Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.21783","last_updated":"2024-11-23T23:27:33Z","snapshot_observed_at":"2026-07-06T18:55:11.576666Z","submitted_at":"2024-07-31T17:54:27Z","title":"The Llama 3 Herd of Models","version":3},"cited_work":{"arxiv_id":"2407.21783","doi":"10.1016/s0749-0720(15","metadata_source":"pith","pith_arxiv_id":"2407.21783","snapshot_observed_at":"2026-07-11T11:50:26.030339Z","title":"The Llama 3 Herd of Models","venue":"cs.AI","work_id":"1549a635-88af-4ac1-acfe-51ae7bb53345","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2407.21783","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:ca04d47aca465c4f1dc45a0488fdac73faf428c5392d990c253a1766df425adb","observation_id":"7f536603-d665-43f5-9f41-148c50e3aa12","resolution":{"observed_at":"2026-05-11T21:31:14.832852Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12948","last_updated":"2026-01-04T03:57:36Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2025-01-22T15:19:35Z","title":"DeepSeek-R1: Incentivizing Reasoning Capability in LLMs via Reinforcement Learning","version":2},"cited_work":{"arxiv_id":"2501.12948","doi":"10.1016/j.artmed.2024.103001","metadata_source":"pith","pith_arxiv_id":"2501.12948","snapshot_observed_at":"2026-07-11T11:50:26.030339Z","title":"DeepSeek-R1: Incentivizing Reasoning Capability in LLMs via Reinforcement Learning","venue":"cs.CL","work_id":"e6b75ad5-2877-4168-97c8-710407094d20","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2501.12948","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:0d277041b9c89e56961067ea46ac902c15e2828b3617ff8286fb58e39924d158","observation_id":"f38035a8-7eec-4aa1-b707-822922526a78","resolution":{"observed_at":"2026-05-11T21:31:14.774736Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Nangate open cell library 45nm","venue":null,"work_id":"2f657b98-53a1-45d9-aff7-1d5e275444c9","year":2011},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:80a6d9e4708b932051f231ce1f8e8f9e581d985de78d1ec3196f1c84c01edaf7","observation_id":"2756f2cb-abb8-4932-87cb-8b326d0c6494","resolution":{"observed_at":"2026-05-26T19:57:56.613619Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Martins, J","venue":null,"work_id":"7bb879a3-006e-4577-9454-aa9a383ba939","year":2015},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:119c2e3c6c4ac7390f7cd252d095e748af99222f6786a0421fb34e1338b6ce45","observation_id":"2c04fea9-3d26-41fa-9c23-52830029d0cb","resolution":{"observed_at":"2026-05-26T19:57:56.610355Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Vashishtha, M","venue":null,"work_id":"138b03d6-377f-4d48-a2e7-7d2b2348553c","year":2017},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:8fa0641e72858c8797270758cc199b8745b27cd997924bc3adf3ed8d2f0ec739","observation_id":"0119a209-d3a4-499d-bc01-1af50ef601bc","resolution":{"observed_at":"2026-05-26T19:57:56.607174Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-01T06:32:01.292127+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T23:09:48.137856Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog"},"reference_resolution":{"displayed":31,"state_counts":{"malformed_identifier":0,"metadata_mismatch":2,"parse_uncertain":0,"unresolved":1,"verified_exact":13,"verified_fuzzy":15},"total_outbound_references":31},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-01T06:32:01.292127+00:00","source":"crossref"},{"observed_at":"2026-08-01T06:31:58.492377+00:00","source":"retraction_watch"}],"thesis":"As of 1 August 2026, this Paper Citation Record lists 31 of 31 outbound references and 0 inbound Pith citation observations for arXiv:2604.23602."}