{"as_of":"2026-08-05T13:16:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:bc572e6eb0722a44f76fa4521c8fcfdc527b69e1f8e155797534a1af797756ef","coverage":[{"denominator":184,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":100,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-10T15:10:14.015833Z","state":"measured"},{"denominator":101,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":101,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-05T06:32:48.257954+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T14:40:59.762930Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2605.01575","snapshot_observed_at":"2026-08-01T14:40:59.762930Z","title":"Spec cpu: The next generation,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.18720","last_updated":"2026-07-21T05:22:05Z","snapshot_observed_at":"2026-08-03T09:02:35.795261Z","submitted_at":"2026-07-21T05:22:05Z","title":"An Efficient Fault-Tolerance Scheme for CKKS Computation on CPUs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-01T14:40:59.762930Z"},"links":{"cited_paper":"/paper/2605.01575","citing_paper":"/paper/2607.18720"},"observation_digest":"sha256:0557d1a6f80059563cd75c81782a1d61dd36529123e95720edba2441edda788d","observation_id":"2a06932d-99ce-429e-954d-b76f18e6c922","resolution":{"observed_at":"2026-08-01T14:40:59.762930Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2605.01575/citation-record","integrity":"/paper/2605.01575/integrity","json":"/paper/2605.01575/citation-record.json","paper":"/paper/2605.01575"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"9249.220927","doi":"10.1145/2209249.2209271","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"For Better or Worse, Benchmarks Shape a Field: Technical Perspective","venue":"Communications of the ACM","work_id":"83880702-4c9d-429d-87aa-4df556192449","year":2012},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:9a38935222ab99cc9210dc825ce393aa747417845749831cb1ca8f89b4cda19d","observation_id":"736760c4-4ff0-454b-829f-ab4511036812","resolution":{"observed_at":"2026-05-10T15:10:30.926103Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Overview of the SPEC Benchmarks","venue":null,"work_id":"5c37cbb3-a9bc-4873-a3b9-d271834ea11d","year":1993},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:42e7c3730ed4136565d4fe45bed330524a76e9b12d40cabc421deeb2b735f3fa","observation_id":"2875e349-9e4e-4796-a7aa-33871fe75730","resolution":{"observed_at":"2026-05-18T07:22:29.234047Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/2.869367","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"SPEC CPU2000: Measuring CPU Performance in the New Millennium","venue":"Computer","work_id":"5471b2cd-74d8-4d1e-9c1c-6c0e5b3605d3","year":2000},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:ed4f51b700fb4b768538a84aad90ac59dca06bc21c37e21eb3d689da20b17236","observation_id":"2ac73a22-d359-4f7d-86cb-47ee0e41aaaa","resolution":{"observed_at":"2026-05-10T15:10:30.958547Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"SPEC CPU2006 benchmark descriptions","venue":null,"work_id":"15b43cfb-4f08-42b1-bade-135854c77d4d","year":2006},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:d2f5ec6bfec1f09cd05b3bc3f3e7dfbecf70150d19e75bb762723c1024c25428","observation_id":"6415b982-5f65-4205-8cc4-62192f370289","resolution":{"observed_at":"2026-05-18T07:22:29.074183Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"5768.318577","doi":"10.1145/3185768.3185771","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"SPEC CPU2017: Next-Generation Compute Benchmark","venue":null,"work_id":"3a71cf3f-a1d0-4a72-b8f5-277fc8918421","year":2018},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:2957bea7928a180ddcbffb904b805cc615d35088ed39473b6cfb1f6ce102d057","observation_id":"f0d9bbb3-3165-40b0-a2f8-716948a4d388","resolution":{"observed_at":"2026-05-10T15:10:30.923391Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Munafo,The SPEC Benchmarks","venue":null,"work_id":"39423e59-0f31-4576-9838-15cb14ffb1dd","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:7e37f593bcf4dde5ca72312012c9f7724957be56417232cac180be3a37f8f3de","observation_id":"b0736203-2e75-44f6-9758-e08f0d64d5a8","resolution":{"observed_at":"2026-05-18T07:22:29.130572Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"3806.213382","doi":"10.1145/2133806.2133821","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Heer and B","venue":"Communications of the ACM","work_id":"fb14b6a8-4791-4f16-b1db-dc2d4f49d8af","year":2012},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:fbbb7e53afeb023963b9896ef3586935af1d7ee3e1fcfe7e1a6de4a2a2c8808a","observation_id":"84b6b46c-77d5-4bf9-be6c-1739b69bf137","resolution":{"observed_at":"2026-05-10T15:10:30.953386Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"T˚ uma,Long Term Stability Observations, DaCapo Benchmark","venue":null,"work_id":"44c2eb56-e564-49fa-b99c-72e4601b9481","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:9bdc6c95d3c41fd67a41ae1f4567e407beda5ef11f272ddd49f21ea6630681a7","observation_id":"e0f3f349-9dd8-45b0-89d9-6e637e5a9218","resolution":{"observed_at":"2026-05-18T07:22:29.312877Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Available: https : / / github","venue":null,"work_id":"726f3232-7644-40f1-89dd-d259edd2e1b5","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:479416f760bcef50b0cc2522b8a4d5c93cd849e35f41df87fecf72dc2c85ba1b","observation_id":"ae1dd66f-9aaf-48f9-83d4-49de7941936f","resolution":{"observed_at":"2026-05-18T07:22:29.307064Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Kessler,Variance in DaCapo Benchmark, DaCapo Benchmark","venue":null,"work_id":"c2ff6cd3-a818-475d-9ced-c413fa2fbcb2","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:95b1bb49b5e43821b83a6c4350967caf307663698916b8915dcb4992cf159451","observation_id":"91dd46a9-ea31-4c91-a225-d779ce3fa761","resolution":{"observed_at":"2026-05-18T07:22:29.304559Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Available: https : / / github","venue":null,"work_id":"44f1c1a6-3fb0-4e22-a0a2-1b4d3917cc0e","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:05c60dd3445b8a479e8649c690f5f3cbb6c2d5da013d566dd21ff1141dd726c8","observation_id":"9716b231-833d-4c00-aeec-b7ad2329cf09","resolution":{"observed_at":"2026-05-18T07:22:29.309809Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"e21e1e38-9114-4f19-b6c6-4fbb56cf89d2","year":2019},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:2debfb7c69a770cc827dfc256d9aaccf69c27a3864c74c6ceab1c35e869ba381","observation_id":"003b4c9a-65b3-4d2e-855a-9d4277b78e02","resolution":{"observed_at":"2026-05-18T07:22:29.316836Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Bulej,Renaissance 0.16, Renaissance Benchmark","venue":null,"work_id":"83166a28-edf3-4638-8c61-ed49ebe9a39d","year":2024},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:a5e4b19963cae38118b4b43af65525c69b40e1ccc2012b4b109dd5c978a16882","observation_id":"852ed869-0850-492b-b4df-d1d12831185c","resolution":{"observed_at":"2026-05-18T07:22:29.328129Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Many Benchmarks Stress the Same Bottlenecks","venue":null,"work_id":"53a210df-1398-4019-9d2a-9190851cb6d3","year":2004},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:7381e80d844ca577991a01068fc9059ac79bfeb88ed4ca53f501b7f0fb5a9ab3","observation_id":"df5203a9-bbf9-4f3b-9dbb-40b435d743b3","resolution":{"observed_at":"2026-05-18T07:22:29.290626Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2401.16690","last_updated":"2024-01-30T02:30:22Z","snapshot_observed_at":"2026-07-06T17:22:15.248410Z","submitted_at":"2024-01-30T02:30:22Z","title":"A Detailed Historical and Statistical Analysis of the Influence of Hardware Artifacts on SPEC Integer Benchmark Performance","version":1},"cited_work":{"arxiv_id":"2401.16690","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2401.16690","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Wang et al.,A Detailed Historical and Statistical Analysis of the Influence of Hardware Artifacts on SPEC Integer Benchmark Performance","venue":null,"work_id":"62c846bd-d41e-49c6-ab06-8eb361143472","year":2024},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"cited_paper":"/paper/2401.16690","citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:666e85d79b8933f45767852e7842fba75cd18c0e1c8bf6d55bf9739b195e738c","observation_id":"8110c3ef-1e3f-4cb5-9496-03f5fcc68d82","resolution":{"observed_at":"2026-05-11T11:06:01.969213Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.08494","last_updated":"2025-07-15T08:05:00Z","snapshot_observed_at":"2026-07-06T19:49:38.886114Z","submitted_at":"2024-11-13T10:28:10Z","title":"Achieving Consistent and Comparable CPU Evaluation","version":2},"cited_work":{"arxiv_id":"2411.08494","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2411.08494","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Wang et al.,Achieving Consistent and Comparable CPU Evalu- ation","venue":null,"work_id":"92d7d550-7131-4a70-ab4f-f8fe907b223d","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"cited_paper":"/paper/2411.08494","citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:f8676fb6ad2bd2eb74bff65fc8c201a241200faeb0a4c7941175722a1fe6506c","observation_id":"e47c7752-3bff-48f3-9f3e-909c817cfda1","resolution":{"observed_at":"2026-05-11T11:06:01.975602Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"c381e6b2-853f-4c88-aa2f-72727be6eeac","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:926e6d79ab8d8ffed5997e269b0f46077f6d1aaf2477b5b08a14670b2286e44e","observation_id":"1991a998-7312-47cc-985c-da961cd7ee93","resolution":{"observed_at":"2026-05-18T07:22:29.287587Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Romstad, M","venue":null,"work_id":"c0cd2157-03b0-4a8b-8088-a9d212487d35","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:1907966a7e1ade819d26dead44e3c6f116fb932cff198cb5f1cf9f2f905e9301","observation_id":"187c43e4-5f94-4e30-8b9b-61fc3f21392e","resolution":{"observed_at":"2026-05-18T07:22:29.241718Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Welty and V","venue":null,"work_id":"e2cabc04-eb1f-4a5b-807c-31574284ff08","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:a0bedff78c9694741546bd6f0bb40c05af065f1a29ee7b9a996602dcd8ca9592","observation_id":"54f6ea11-5104-461a-bd0a-47d59a71d6b4","resolution":{"observed_at":"2026-05-18T07:22:29.333354Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"4821.35548","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-09T04:45:58.676721Z","title":"Kiehn, M","venue":null,"work_id":"396ca083-0061-46ec-8c5d-58489b846d66","year":2022},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:33c38a1c9ca73369c3386fa70c5aa92cb956b64d2cdca2924a96024624221aaf","observation_id":"0da5a7c6-39cd-48da-8de5-d38c94c6eedc","resolution":{"observed_at":"2026-05-11T11:06:01.872747Z","resolver_source":"arxiv_id","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.4108/icst","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"An Overview of the OMNeT++ Simu- lation Environment","venue":null,"work_id":"e7302e55-de6d-4b4b-8947-080b3201aa24","year":2008},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:555f39ac4a8abe1b9efbec659fa8b714f51e7f76986d08d44dfde0c7cad89a8b","observation_id":"2ac4f884-22e9-44c8-83a5-c73b7cb3e135","resolution":{"observed_at":"2026-05-10T15:10:30.915955Z","resolver_source":"doi_truncated","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Python reference manual","venue":null,"work_id":"7597c63f-db95-4412-b36f-4c18b66191a7","year":1995},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:f8cc30253e269f845eca5f4a6bf4ed6dab8f2c563ef0314dfa90405bde289a70","observation_id":"c2d31d3f-ea4a-4f94-9b66-f07c8027b4d7","resolution":{"observed_at":"2026-05-18T07:22:29.133336Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Coalson, E","venue":null,"work_id":"47170714-365c-40d3-b902-4080b8bce0df","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:5e7276b15e4523f5dd756592abc6dc0d6a41cccb3ccccbcc9f9f3de6066ea5d5","observation_id":"08c7a273-32a6-43c3-986b-b293eba7ad18","resolution":{"observed_at":"2026-05-18T07:22:29.157695Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Stallman,GCC, the GNU Compiler Collection","venue":null,"work_id":"b76eac64-4bc3-40ae-9663-1e04e1a391b7","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:2cadc5fa1f35cf6be4e0590b58298925c14a389e5e5a1a520cd2c6c0a1fc5abd","observation_id":"6e5aa614-a78e-405f-82dc-6a0ccfc03593","resolution":{"observed_at":"2026-05-18T07:22:29.151367Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2004.128166","doi":"10.1109/cgo.2004.1281665","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Lattner and V","venue":null,"work_id":"b1b11cda-f685-4ce2-a0bd-5ff594b20413","year":2004},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:4eda71ae82a6ae1dbb4a591a728a7019f6e84c3da046bd1d147035d5d6fb5fe3","observation_id":"4a6e7d99-7c60-464e-96d6-c6fdb5ac6250","resolution":{"observed_at":"2026-05-10T15:10:30.918811Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-05-25T09:54:45.66336+00:00","source":"crossref_status_cache"},{"observed_at":"2026-05-25T09:54:45.66336+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Marjamäki,Cppcheck: a tool for static C/C++ code analysis","venue":null,"work_id":"a5f51e4a-cc87-445b-b89f-df863a537f1e","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:2043aee1b915f0fbcb7c89dc25b3f0e4be02b05e95181cc5b9ed8ccf8045d450","observation_id":"5dc639cd-7bb5-4a38-b10f-cc332c7d858d","resolution":{"observed_at":"2026-05-18T07:22:29.163901Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"ABC: An Academic Industrial- Strength Verification Tool","venue":null,"work_id":"b606c13b-6217-4d9a-80ac-9149eff4ff51","year":2010},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:9cfcf2dce58900a09a91335e4767c09a4dd93acfef2e9516857fe577b0877f30","observation_id":"b94984d1-ac50-422b-a6a2-c8270f457e06","resolution":{"observed_at":"2026-05-18T07:22:29.112432Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3734798","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"VTR 9: Open-Source CAD for Fabric and Beyond FPGA Architecture Exploration","venue":"ACM Transactions on Reconfigurable Technology and Systems","work_id":"d6388eb0-0c65-44fc-8c71-9607cc3b8dee","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:09446c246893418230cfed249e1783848a204233fbe1a65f9cc0f05be65ab743","observation_id":"6ff74406-fab2-46c0-a13b-8fc4079b630b","resolution":{"observed_at":"2026-05-10T15:10:30.889561Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-07-09T08:18:29.0217+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-09T08:18:29.0217+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2007.03152","last_updated":"2020-09-30T02:35:48Z","snapshot_observed_at":"2026-07-06T09:35:57.224581Z","submitted_at":"2020-07-07T01:15:13Z","title":"The gem5 Simulator: Version 20.0+","version":2},"cited_work":{"arxiv_id":"2007.03152","doi":"10.48550/arxiv.2007.03152","metadata_source":"arxiv_reference","pith_arxiv_id":"2007.03152","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"M., Akram, A., Alian, M., Amslinger, R., An- dreozzi, M., Armejach, A., Asmussen, N., Beckmann, B., Bharadwaj, S., et al","venue":"arXiv (Cornell University)","work_id":"673435c7-0324-45e7-87e4-f61d30b41021","year":2020},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"cited_paper":"/paper/2007.03152","citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:09f2e4d1102b6ded6a37a9fce73ce49c470f79560379f9f9d4679d141ded9356","observation_id":"a72a636a-c531-4e0b-ab08-c5890952a08b","resolution":{"observed_at":"2026-05-11T11:06:01.928730Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Sensitive protein align- ments at tree-of-life scale using DIAMOND","venue":null,"work_id":"042076cb-a157-4da8-beaf-73360bec53e8","year":2021},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:a7308d40e26965ae7e06cfc2e65294c3ed944c02c0c7b5d03cd817faa2d1c64b","observation_id":"4227879a-bef4-4d56-b573-c46dba5abc58","resolution":{"observed_at":"2026-05-18T07:22:29.172623Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"MiniZinc: Towards a Standard CP Modelling Language","venue":null,"work_id":"9cd7aaac-71ca-402f-9496-8d7b9603399d","year":2007},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:f4a8111d1a7cba4dc7dd3a64eee0c5ac1613b9cf3f64f2681aa8cd88200e4005","observation_id":"ddb2c75f-d53c-426f-8519-325acc338414","resolution":{"observed_at":"2026-05-18T07:22:29.121803Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Simple Encrypted Arithmetic Library - SEAL v2.1","venue":null,"work_id":"1bde91ce-6b10-49f0-8aa0-743f6d0d4a30","year":2017},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:7b7e067984cfa760bd9bb3ff75c28e595d5310b15de51eaa361a7fcb41f8ea0b","observation_id":"886cad40-1731-4b83-bc16-b8b9cae27152","resolution":{"observed_at":"2026-05-18T07:22:29.100097Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"The ns-3 Network Simulator","venue":null,"work_id":"2ab1b0c7-c760-4713-b879-88f08bbabe04","year":2010},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:1e560f715309f303755cb46aa69c3f33c92dca6dd5f400eab249cb03a7e8238c","observation_id":"17321017-36b2-4203-803e-60657e9ecf5f","resolution":{"observed_at":"2026-05-18T07:22:29.102936Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Introducing the Graph 500","venue":null,"work_id":"75e22e39-3090-422a-8a23-aacca6883ba8","year":2010},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:1a878f873984fbcde736e14b4b1311c9ae32dba0cb8bb7ecc67a52ee24b9ae7d","observation_id":"dbee6bf7-91a7-4643-9752-81be3c894058","resolution":{"observed_at":"2026-05-18T07:22:29.094340Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"8158d17d-dab2-421a-b74b-8599581102cd","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:cea041f866d06dbac919261a5c0b129eaf0915198cf0d3f4aead91d40d1aa656","observation_id":"215f6462-c141-4d60-8425-d9a34572678c","resolution":{"observed_at":"2026-05-18T07:22:29.109175Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1126/science.adq0872","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"A., Caplan, R","venue":"Science","work_id":"621a0c18-addc-4038-9d4d-b9cd51635683","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:e41d03f2c48d2b1b37a9a9bdf6e79b33129cbead07860e4895af59820ebe144c","observation_id":"73968abd-062d-4f95-9037-5176afacf1dc","resolution":{"observed_at":"2026-05-10T15:10:30.899117Z","resolver_source":"doi","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2018.00077","doi":"10.1109/bracis.2018.00077","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Quadratic Gravity","venue":null,"work_id":"b173042e-2907-474b-8141-2299fae881f1","year":2018},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:9c0900a3db6675a6c1b2725eb9d3b37e46f3e1730b13f2432667a4ee954fe03d","observation_id":"21faf407-7b49-4055-bb0d-bc8eb2f01849","resolution":{"observed_at":"2026-05-10T15:10:30.904691Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"The Cactus Framework and Toolkit: Design and Applications","venue":null,"work_id":"b791dd17-b88d-4dfa-bdc7-7e3d7cbd3493","year":2002},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:70778776b0d0508be7cc888b1a404b79b432a6d1c5cf305e15b70f84feea5d01","observation_id":"1da9f275-6a11-4925-95fb-c5fb1646a331","resolution":{"observed_at":"2026-05-18T07:22:29.175587Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/cluster.2017.105","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"TeaLeaf: A Mini-Application to Enable Design-Space Explorations for Iterative Sparse Linear Solvers","venue":null,"work_id":"f322e484-0289-4cef-b12a-cd9d109df6e7","year":2017},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:9116adc8878a018af19c0fa478503a901263c44afe21ed1ab93bfd531a470883","observation_id":"0b4c1478-31f3-45d1-8f63-e15dd90fe801","resolution":{"observed_at":"2026-05-10T15:10:30.855863Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1021/bk-","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Modeling Unusual Nucleic Acid Structures","venue":null,"work_id":"1bce11cd-255b-4845-8209-632ca574b164","year":2021},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:48be67d9cada048cc81d529d93d337826507118b4c667f1a23e44650759935ac","observation_id":"26b9d1b2-627f-42cc-a23c-60134999f1db","resolution":{"observed_at":"2026-05-10T15:10:30.845231Z","resolver_source":"doi_truncated","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Mantevo 3.0 Overview","venue":null,"work_id":"bef31f86-3922-4a34-a3bc-14eea857e5b5","year":2015},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:f6566d8859c4df455f571ee15a7b77c6f92d2d4c3f96c6f33bac00ef690c7979","observation_id":"f2b71338-5329-47ae-b9b1-f68794ffe8c9","resolution":{"observed_at":"2026-05-18T07:22:29.091729Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.5194/gmd-13-1335-2020","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Overview of the PALM model system 6.0","venue":"Geoscientific model development","work_id":"57a99612-2dab-4fae-9f9a-45830796f30f","year":2020},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:551f1d157d25652b6772ce8feb6ced4fe24bcb5cc50a9ca71293e58a46bbcd0f","observation_id":"991de3c3-a4cb-46a1-904d-a8ce1415cf30","resolution":{"observed_at":"2026-05-10T15:10:30.860191Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Harris,The ARM ASTC Encoder, a compressor for the Adaptive Scalable Texture Compression data format","venue":null,"work_id":"01ede22b-9cf3-4cdd-ad9b-7084954b1401","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:a383ad684874b92d0989247aa70d74c53920c726c0beed0cf6e9fc4f10f83722","observation_id":"14ecd39b-07b6-4ed4-a620-d1d708b45c3a","resolution":{"observed_at":"2026-05-18T07:22:29.178468Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"The ASWF Takes Open- ColorIO to the Next Level","venue":null,"work_id":"93b3a03a-1bbc-49d6-8769-1fed09953d4b","year":2020},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:f28d48249b7b6c04062126b5065be66ab68ef21a751a825008dd26375857a22e","observation_id":"27492868-a707-48f1-a1b1-f4ee492227e2","resolution":{"observed_at":"2026-05-18T07:22:29.097285Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1002/nme.2579","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-08T06:54:44.583626Z","title":"Geuzaine and J.-F","venue":"International Journal for Numerical Methods in Engineering","work_id":"61919726-13f6-4058-b603-4f6c80e974dd","year":2009},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:e2a795ea2e08897b934b8eedfe070d7022df2f5160621022ed4374ac7dfc39ab","observation_id":"b8edd61e-4280-4d7d-9148-6207b63f13e6","resolution":{"observed_at":"2026-05-10T15:10:30.841670Z","resolver_source":"doi","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-07-10T20:18:58.625179+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-10T20:18:58.625179+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"JSBSim: An Open Source Flight Dynamics Model in C++","venue":null,"work_id":"43800925-e262-471a-89a7-bc420cdcb09e","year":2012},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:ca8b9653cca2a83676316f9593a5c24a7aa783c433ee49ec5ed9fa76236bcd6e","observation_id":"f10cb793-a4d6-4900-b3e7-7b8ff6f4cd94","resolution":{"observed_at":"2026-05-18T07:22:29.106265Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.4310/maa.2006.v13.n2.a3","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Parallel power computation for photonic crystal devices","venue":"Methods and Applications of Analysis","work_id":"f98541c9-0cfe-4852-86fe-742bfe03babd","year":2006},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:6f3901a17646526e1a296d8781b150acd585880b41732e8ced94e832f1fd48ad","observation_id":"e98fa7ac-b9c1-40a7-91da-275304a704b0","resolution":{"observed_at":"2026-05-10T15:10:30.843440Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1002/jcc.20289","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Scalable molecular dynamics with namd","venue":"Journal of Computational Chemistry","work_id":"fd9994a1-0314-4c94-91ab-747d89c12f2e","year":2005},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:da0aab3833de8a1ddcbee5c91b37a8a4ed1e9295fc5ac0bfb2abb8181131f7c8","observation_id":"0530cdbc-8021-4c51-9d80-a68d626dd1c5","resolution":{"observed_at":"2026-05-10T15:10:30.839202Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1016/j.ocemod","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"The Regional Oceanic Modeling System (ROMS): a Split-explicit, Free-surface, Topography-following-coordinate Oceanic Model","venue":null,"work_id":"6ee5c368-0be8-48cf-9465-bff22c8a88a0","year":2005},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:b57cde3a3c410874af2f76c75822b21c6bde3cc7c800610b0ce04137fb297214","observation_id":"74d40436-97d6-4245-bc09-78306f2ef0c4","resolution":{"observed_at":"2026-05-10T15:10:30.837411Z","resolver_source":"doi_truncated","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Kronbichler, D","venue":null,"work_id":"00f3e44c-6854-47ce-9188-e29565972fa8","year":2022},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:d76228f254e2a6e27656f3f7144a5acd94f236dab2b3937d2266dad27b062c3f","observation_id":"fad629ea-1a41-4a54-bdce-1788cf7331cd","resolution":{"observed_at":"2026-05-18T07:22:29.086132Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/978-1-0716-1006-0_258","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"NEST: The Neural Simulation Tool","venue":"Encyclopedia of Computational Neuroscience","work_id":"ed6cdbfc-7cb3-4010-bd4e-5709bcc82e61","year":2022},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:7134b50a5a78504d49ca4cfff68b8307e1f08ec7f18e993fdf7b0c949b5d6d96","observation_id":"e8ca0350-a2f1-4c25-9874-0c5291243398","resolution":{"observed_at":"2026-05-10T15:10:30.848757Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1804.00344","last_updated":"2018-04-04T15:34:17Z","snapshot_observed_at":"2026-07-06T06:31:14.582990Z","submitted_at":"2018-04-01T20:50:57Z","title":"Marian: Fast Neural Machine Translation in C++","version":3},"cited_work":{"arxiv_id":"1804.00344","doi":null,"metadata_source":"pith","pith_arxiv_id":"1804.00344","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Marian: Fast Neural Machine Translation in C++","venue":"cs.CL","work_id":"792de72c-9620-49af-b0ad-a54fe5d9becd","year":2018},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"cited_paper":"/paper/1804.00344","citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:59ba58f719aaee4499595ea561159d55beee8a1b1626750b26c5dba4b367dbe3","observation_id":"9a53920b-294c-47f8-8795-568d710a5b42","resolution":{"observed_at":"2026-05-11T11:06:01.895544Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Optimization And Profiling Of The Cache Per- formance Of Parallel Lattice Boltzmann Codes","venue":null,"work_id":"0978d4cd-e1d4-45a8-9d80-d3685d8182cc","year":2003},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:f5ddba444f2c68280257da33d6ea4627b29d18a617099e0ba48548317bf0f5ba","observation_id":"8bc73234-c001-4c52-81c1-085ecdd7e58a","resolution":{"observed_at":"2026-05-18T07:22:29.089148Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Performance Analysis of a Reduced Data Movement Algorithm for Neutron Cross Section Data in Monte Carlo Simulations","venue":null,"work_id":"ed3f6aad-ef16-4281-9868-66e6980c3867","year":2015},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:3e4505527ff4ac534194aab1f357abeb351c50c56735c29b8f1046d2cc491aad","observation_id":"ed2b23c0-a545-4c2b-9bc5-6557a31b7144","resolution":{"observed_at":"2026-05-18T07:22:29.115543Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/sbac-padw.2017.13","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Comparing Performance of C Compilers Optimizations on Different Multicore Architectures","venue":null,"work_id":"f69140ec-9521-47fe-921a-a9b5b474b894","year":2017},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:fa5f5dd1c6757c3a6e4ba70f3f9a6029aa85c5c6c2c3eea4990350f2de0f8b85","observation_id":"d7370194-5193-4561-b505-54b5daec511c","resolution":{"observed_at":"2026-05-10T15:10:30.950847Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"GCC vs. ICC comparison using PARSEC Benchmarks","venue":null,"work_id":"cc34847d-cbbf-4d7e-90af-1038eb2802a3","year":2014},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:dca98900b0f9b66d7877444b35e95289cad179fe3833302ea09bc794c9968abe","observation_id":"cb930044-8cc5-432e-a534-b70d3d65eeae","resolution":{"observed_at":"2026-05-18T07:22:29.071323Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2021.10307","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-04T09:39:46.967231Z","title":"Performance Exploration of Various C/C++ Compilers for AMD EPYC Processors in Numerical Modeling of Solidification","venue":null,"work_id":"9089156e-d3f0-4625-b306-868500b8815f","year":2021},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:8be4ec5aa371fd49227cd561ecb965965f5ccea210a1bf9aa078577baebe10c4","observation_id":"44a6423b-cd4e-4ef5-83f0-8593c170fdf3","resolution":{"observed_at":"2026-05-11T11:06:01.889193Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"SPEC CPU2017: Performance, Event, and Energy Characterization on the Core i7-8700K","venue":null,"work_id":"f1b1980e-10eb-4105-a938-06c93b9e3150","year":2019},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:d5c35591cdb7451ab9822c4066befb1bca6bc35b2fd8255a152c69bd58b9342b","observation_id":"a135d445-6dbb-43a5-880f-671d141c9a7b","resolution":{"observed_at":"2026-05-18T07:22:29.247156Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[On- line]","venue":null,"work_id":"885184cf-551e-42cd-9630-568a0e325d04","year":2020},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:bfb7e6f533d6006277bfd7f91277e5b6878f727b56693d4f47bb0fa04da3416f","observation_id":"546a83e0-01be-4fbe-866e-dabfc4d6a5f4","resolution":{"observed_at":"2026-05-18T07:22:29.249701Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"157f3eac-78de-4ac1-b94c-d27bbb787064","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:e3e2b322628a07ce66c4b26c6531f0baa44004ea65ebe0fc05aab25078340bfd","observation_id":"0755449c-3d7a-4bfe-bbbc-9c50d4573533","resolution":{"observed_at":"2026-05-18T07:22:29.244189Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Available: www.spec.org/cpu/cpuv8/#step3","venue":null,"work_id":"286b2720-d1f1-48d8-9ece-7a014ecc6e3e","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:dd10c7aa634b186677c0154aa750a84c1c88bfae19ca3985d649cf88bd1235ed","observation_id":"d15d8968-ee5b-451a-b5e2-01a86bae56aa","resolution":{"observed_at":"2026-05-18T07:22:29.059365Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"398e57a0-d9cc-494f-9d86-65e79c050fbf","year":2020},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:710b63cc17c31927053dda3d1ad7d20716b315b2fbb15ffc41c68a77515bcae5","observation_id":"d51ee8e7-29a9-4646-9575-e27dfbadf643","resolution":{"observed_at":"2026-05-18T07:22:29.062184Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"ea40164d-fe40-4fe7-8574-44ac62d8501c","year":2023},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:4a81b6d2e63f3da39fbaa2cd919730e590013b2cee4a1cfe4fbab1597579388c","observation_id":"243740ce-789c-4618-81cd-3373658b98a1","resolution":{"observed_at":"2026-05-18T07:22:29.301852Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"a911c5be-90cf-40a0-b0e1-89d1a5a60ef4","year":2024},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:8cfa3cd04bd15adad1016c2b465792015142f0523c5688b783ebffe8d60a2a9b","observation_id":"6ee4db26-6085-4949-9feb-483cf4418bf0","resolution":{"observed_at":"2026-05-18T07:22:29.124732Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"b4793621-3e93-435a-9035-e0fb64143d4a","year":2013},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:357c4e807a48874e01aa276aa801fd4e4ebb0b90f327f20545c96392911581a4","observation_id":"0d0b25ca-23ce-4e67-bdcd-9ef7c91dfaba","resolution":{"observed_at":"2026-05-18T07:22:29.053181Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"377d479b-678d-48b9-aaeb-1fc272ad91cd","year":2026},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:a195a347a014211d12b58d8c5e5b4343768b72d373fc42dcf6b70bb8686e66e1","observation_id":"a3ed648e-5a65-49cd-b1fa-fa55a7125793","resolution":{"observed_at":"2026-05-18T07:22:29.279180Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2002.11060","last_updated":"2021-11-25T21:59:18Z","snapshot_observed_at":"2026-07-06T09:00:04.280961Z","submitted_at":"2020-02-25T17:30:50Z","title":"Conjugacy and Centralizers in Groups of Piecewise Projective Homeomorphisms","version":2},"cited_work":{"arxiv_id":"2002.11060","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2002.11060","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Workload Design: selecting representative program-input pairs","venue":null,"work_id":"4813dab8-541f-445d-8c7c-e0d3fec92623","year":2002},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"cited_paper":"/paper/2002.11060","citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:ea289a369c4e7159995742a41e8f5091522b8bd6d90ac002e981537378fc7b5d","observation_id":"c122905f-dd09-494c-af0c-7d34598b1d34","resolution":{"observed_at":"2026-05-11T11:06:01.880785Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2007.03488","last_updated":"2020-12-16T22:36:27Z","snapshot_observed_at":"2026-07-06T09:36:09.122377Z","submitted_at":"2020-07-07T14:20:26Z","title":"Benchmarking in Optimization: Best Practice and Open Issues","version":2},"cited_work":{"arxiv_id":"2007.03488","doi":"10.48550/arxiv.2007.03488","metadata_source":"arxiv_reference","pith_arxiv_id":"2007.03488","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Bartz-Beielstein et al.,Benchmarking in Optimization: Best Practice and Open Issues","venue":"arXiv (Cornell University)","work_id":"48ead57f-0a4d-48cd-b09e-f1c77b64c97d","year":2007},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"cited_paper":"/paper/2007.03488","citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:699da31848a2cdf73bde4d607f5b6c097e9914ec1c63a8325b78f7cb99ebab83","observation_id":"7b169012-40be-46a4-896b-7431fd2f924c","resolution":{"observed_at":"2026-05-11T11:06:01.910719Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2018.00029","doi":"10.1109/icbk.2018.00029","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"The Alberta Workloads for the SPEC CPU 2017 Benchmark Suite","venue":null,"work_id":"32cc3c81-e84b-477d-b9d3-4271eb8f7520","year":2018},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:cd232873a5ad1465f557eda02acb5925572d19219730e1fe1c2a9b3c44de4a71","observation_id":"36418d5b-249d-4b72-8f6f-b2cc33efb816","resolution":{"observed_at":"2026-05-10T15:10:30.931779Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2449.372246","doi":"10.1145/3722449.3722467","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Evaluating the Evaluations: A Perspec- tive on Benchmarks","venue":"ACM SIGIR Forum","work_id":"8c5da65f-aad5-4440-b8e6-c69fdb5c813f","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:bc4810932f4ac1e7bb5d523a90ffa6618d18debe59ee5af8456dccfe124da10b","observation_id":"6a108a97-002c-4dff-b34b-d0da5a98968b","resolution":{"observed_at":"2026-05-10T15:10:30.945829Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.12990","last_updated":"2024-11-20T02:38:24Z","snapshot_observed_at":"2026-07-06T19:52:55.369337Z","submitted_at":"2024-11-20T02:38:24Z","title":"BetterBench: Assessing AI Benchmarks, Uncovering Issues, and Establishing Best Practices","version":1},"cited_work":{"arxiv_id":"2411.12990","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2411.12990","snapshot_observed_at":"2026-07-03T22:08:59.991173Z","title":"Reuel, A","venue":null,"work_id":"93399468-612f-4330-9e9b-7d8d7bdfa8ad","year":2024},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"cited_paper":"/paper/2411.12990","citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:d4694233a0adf18b6f781829212683ba0ac3f1e0ce5bf86e3fd521ed76d7bf60","observation_id":"cb8c1083-5121-4091-8622-fb2b242a6c21","resolution":{"observed_at":"2026-05-11T11:06:01.904145Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Wittich,Ampere Strategy and Roadmap Update","venue":null,"work_id":"849b653b-4638-4a85-8a57-19e978a05051","year":2024},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:e482b5a8790b7c55b8f0aa87132cba686fafb26b333a0806d72f0767bb8cd3f1","observation_id":"fc257c95-3d70-4e51-95ce-8c0a01b67d1f","resolution":{"observed_at":"2026-05-18T07:22:29.118678Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Brown,AWS re:Invent 2023 - Compute innovation for any application, anywhere","venue":null,"work_id":"aeba7b95-cb75-479c-8768-995b15419eea","year":2023},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:938d130c2fb14c6f3f6f3aaf9129a3a2d3776c0901b94fe44f22761059c0dc35","observation_id":"7513976b-2c13-48cf-a4ca-08de7bb747e5","resolution":{"observed_at":"2026-05-18T07:22:29.261826Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"1601.124161","doi":"10.1145/1241601.1241615","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"SPEC CPU Suite Growth: an Historical Perspective","venue":"ACM SIGARCH Computer Architecture News","work_id":"cd0b730f-1c5b-40bc-97d7-10aecf6f4b09","year":2007},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:428894994ade339c2be4bec3717b4fa5daa1b7c955955751ad4675330fc3af33","observation_id":"1e268536-dcb2-49f8-b6c8-80fe57cbe279","resolution":{"observed_at":"2026-05-10T15:10:30.894741Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2018.00032","doi":"10.1109/cloud.2018.00032","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"In: EuroS&P","venue":null,"work_id":"1bfc3315-0274-4bd2-b2ff-6aa0cfa0ae32","year":2018},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:8b098b78d1ec0997c1a8004aed18c0d86b6a521bf2fc5ef212aae890bbc48829","observation_id":"e5837f58-ae54-4940-a08a-1f7fba89ab8e","resolution":{"observed_at":"2026-05-10T15:10:30.871285Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"5053.373141","doi":"10.1145/3695053.3731410","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Insights into deepseek-v3: Scaling challenges and reflections on hardware for ai architectures","venue":null,"work_id":"2dae0a98-bfae-447d-8e81-78cc0f16f134","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:faaaf2e37d2b29c3ec699dd2312c9b49455786099fa7c8434b8ebc05a96ca946","observation_id":"8a5a36f5-02c0-43a3-bca8-522f04995a04","resolution":{"observed_at":"2026-05-10T15:10:30.914279Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"9618.859625","doi":"10.1145/859618.859625","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"MisSPECulation: Partial and Misleading Use of SPEC CPU2000 in Computer Architecture Conferences","venue":null,"work_id":"5045cd0c-1c12-47d4-b999-e858dbd670b0","year":2003},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:84f23c1ea3eaff00a1daf8be8a8881a22b0b6216463753d95b65a55bc1912326","observation_id":"bca07cbd-3c61-4c5f-a2ad-300047a05d92","resolution":{"observed_at":"2026-05-10T15:10:30.911579Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2003.122597","doi":"10.1109/mm.2003.1225977","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"The Use and Abuse of SPEC: An ISCA Panel","venue":"IEEE Micro","work_id":"506d397f-351a-4adf-8b09-014f0eaa5d8c","year":2003},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:e1664d8f54558a94076c426a8dfc7fc4cf148594fe91ef112ff74b642364b6e4","observation_id":"97698330-a19b-4597-bd7c-4aef8c7a1837","resolution":{"observed_at":"2026-05-10T15:10:30.907156Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"0662.12507","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Analysis of Redundancy and Application Balance in the SPEC CPU2006 Benchmark Suite","venue":null,"work_id":"c4761d76-6f8a-44a1-a136-591553edbbe7","year":2007},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:17d304d058b5eafea16bd3c09ae99fb0b1a3c69801cae3eda54acb4b34fb078e","observation_id":"052024bf-46c2-461a-920f-12f3bafb0f43","resolution":{"observed_at":"2026-05-11T11:06:01.853512Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"SPEC as a Performance Evaluation Measure","venue":null,"work_id":"2d4b5150-8265-4a8c-9acb-a09ec06d02e1","year":1995},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:23910865cf7eff3db9f6cff7a49f8438df1998aafee24cf9ae5d519225cd87ea","observation_id":"2b075e54-ec0d-4e8f-84aa-ee19cb6bcaa3","resolution":{"observed_at":"2026-05-18T07:22:29.065231Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2003.117805","doi":"10.1109/mc.2003.1178050","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Designing Computer Architecture Research Workloads","venue":"Computer","work_id":"9711d420-85d6-4658-92e5-7e0ad4d00f7b","year":2003},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:ca0728f5dde098990b0a72fea5f25848b5c9e97c44a4d162019a666a193f0349","observation_id":"4dc36133-060f-46ae-8fbb-c12939007e3e","resolution":{"observed_at":"2026-05-10T15:10:30.885964Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"7f612e91-b1cd-470b-be85-c25336eab522","year":2026},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:87a629e2f6e437df01082f1be0fa5974670c5b944f42761ff9169109180459eb","observation_id":"127424b7-64ff-4608-b5b3-cb64e308be7c","resolution":{"observed_at":"2026-05-18T07:22:29.336353Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"a5fb9862-3d86-476c-871e-f5b0bd19ef38","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:bb3b85cc9508c2596765ddf75025c647ae2bf56695b18b19f3a8fba88a67ed1c","observation_id":"d3acc6ef-54c9-4769-abc0-da33e95ff6da","resolution":{"observed_at":"2026-05-18T07:22:29.041142Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Available: https://github.com/ggml-org/whisper.cpp","venue":null,"work_id":"a0e0d9e0-1ec5-41a5-9db9-5c85e0ecbeb5","year":null},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:760055b05568ddbf7a7b47389248d0f094cb6c0cd54ebd2fa1376269d3c96e09","observation_id":"a74c96c8-2dbb-4113-9bde-2950cf18d7a3","resolution":{"observed_at":"2026-05-18T07:22:29.199654Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"2e318c44-0e83-485c-9edc-1ee1a28cf1d7","year":2026},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:7f78c78e8715a0e3cdb9be0eafe2b00145b64946260663d8ad95c8e83274dd1b","observation_id":"2a693847-4bcc-4029-81e7-9974be2b833e","resolution":{"observed_at":"2026-05-18T07:22:29.038346Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"075a4663-313e-4c6b-8850-7d9313172170","year":2026},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:702f0320b3befeb0cb9a531a40c9c39e56e0b0766afb2de0e3c94a8a3175dbec","observation_id":"91ba3c5b-ba56-450f-9001-01156bc23509","resolution":{"observed_at":"2026-05-18T07:22:29.236744Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"52b9a7cf-b634-4b29-852c-aacf1e50b640","year":2026},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:20a032575011273fde53375b5e408ef7f387f1a286784e214a152394c934c6d0","observation_id":"7f744987-87ae-4a7b-88c1-5e822579c591","resolution":{"observed_at":"2026-05-18T07:22:29.148368Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"eceef1ee-05bf-499d-a77a-c54b85b503fb","year":2026},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:8590f54ccfca3444df324b69386559582bddbcc95357ec320fbb5b0b0c458dee","observation_id":"8ce48c05-1a55-4791-bd3f-738a525b50de","resolution":{"observed_at":"2026-05-18T07:22:29.319864Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Hall,HiGHS linear optimization software","venue":null,"work_id":"c865bbcc-7c6c-44e2-9c9c-970d51fb81a1","year":2026},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:83c3b1e80263a6148bee786799d5ee8bffbacb725018f5a9a6440b60778323e0","observation_id":"dc0b6278-21b9-4bd1-abc9-71dd7c874ffc","resolution":{"observed_at":"2026-05-18T07:22:29.022539Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"3d0cd2f0-e355-42d8-a797-a1bd96440aef","year":2024},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:610d73a18c3b1d910c8148889765641300c53a2516b5562ed6a285e06c1aca28","observation_id":"4dfd70cc-3827-45f1-b04f-554dd448665a","resolution":{"observed_at":"2026-05-18T07:22:29.013303Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"3c47e5af-7ddd-47aa-9fdb-af770e8e7c9a","year":1994},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":93,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:2a08bcee95c83e1e1075b532b140ae4ddaffcfc76dfd2990b98a81c0fbd33ee8","observation_id":"31cf1f69-f433-4ffa-ab60-e0fc5f3dd81b","resolution":{"observed_at":"2026-05-18T07:22:29.019143Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"[Online]","venue":null,"work_id":"688b856b-d768-4f67-91a1-5824141af5a0","year":2021},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":94,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:16241dcabfea3a4e4212d0c91b86436501bd137d50361c8be3dfe257300f0b43","observation_id":"7c96f468-bdce-4e24-95af-37b947edccb5","resolution":{"observed_at":"2026-05-18T07:22:29.196970Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Coconnier,Fix illegal funcptr conversions, JSBSim","venue":null,"work_id":"6b8b587d-e588-444c-9dbc-1ffe0c0f5dff","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":95,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:2594173df0a546e44fe926a356ddb346712d9c9ddf76507747bfb7b0395a9baf","observation_id":"7b73f5d2-591e-4262-9ed2-51860e7b833d","resolution":{"observed_at":"2026-05-18T07:22:29.080484Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Madhav,Fixes for sanitizer errors, cppcheck","venue":null,"work_id":"0d4ac438-c140-4eae-843e-b9eefce9b210","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":96,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:5715932eda0f7853220d4d9073493ed8afcbf4490554823bd93df451b5d35efa","observation_id":"a8992fef-d6e1-4830-a94a-6998f4920791","resolution":{"observed_at":"2026-05-18T07:22:29.077286Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Madhav,Fix for uninitialized variable, DIAMOND","venue":null,"work_id":"4eeb640c-d6ca-407e-a513-c36270788f94","year":2024},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":97,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:46dcdb24b8dbfa5a2460b0411e51ae30e5cab02220fe780bd338f0f5126bde56","observation_id":"c93a49f8-ccad-4866-a724-b8daa06f994c","resolution":{"observed_at":"2026-05-18T07:22:29.136698Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Kashyap,Fix GCC warning and UBSan error, ntest","venue":null,"work_id":"78d043c3-b5e6-4f21-8c06-6bf944ada728","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":98,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:70ef77c5da73a3fb02557f3c64d4ca36872ab8e864117e9ae2ceb35ffd0d9251","observation_id":"84d3b31e-4f20-4c0c-a321-f68f47e4d9d4","resolution":{"observed_at":"2026-05-18T07:22:29.127902Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Plesser,Fix issues uncovered by sanitizer, NEST","venue":null,"work_id":"8028847b-be67-4b7a-bbf9-2ec25d803f7e","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":99,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:5c221dc3ce93556ca3c33fe26ea5e8ded34cddd32c2469a2a050e7102a5e14cb","observation_id":"65906129-cc56-4dea-9c9b-449e6c0291f6","resolution":{"observed_at":"2026-05-18T07:22:29.166863Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Madhav,Fix for sanitizer’s initialization-order-fiasco, DIA- MOND","venue":null,"work_id":"ee02cc35-d62c-4981-9600-c6f4f03e6098","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":100,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:588ddd175b3ada7608a29453eaeb4d5d51c4ef7c1d28edd7460cbf544e9b40e0","observation_id":"034c80c2-0978-4956-acd0-2de5ca3a91a0","resolution":{"observed_at":"2026-05-18T07:22:29.056190Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Tack,Use uint’s for vector sizes and capacities, chuffed","venue":null,"work_id":"5781f5c3-35ac-4d77-ab47-aff40f526c89","year":2024},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":101,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:f9d68682e97094a5f6dd2bfef3d6adea554742a72cd4f8c645b55f54fed8fc63","observation_id":"f8475c2d-664b-4fa0-b302-490064210df5","resolution":{"observed_at":"2026-05-18T07:22:29.205393Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Madhav,match types in hxt, Gmsh","venue":null,"work_id":"7e581b8d-6e92-4b32-939e-e0177d86a062","year":2025},"citing_paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation","version":1},"reference_index":102,"source":"pdf_text","source_observed_at":"2026-05-10T15:10:14.015833Z"},"links":{"citing_paper":"/paper/2605.01575"},"observation_digest":"sha256:b46a5d7d6ef3491acd96eefb4af29bd0291cb1012208209578cf719e99e156de","observation_id":"93b2117a-f043-4a3c-a014-d281585dcfca","resolution":{"observed_at":"2026-05-18T07:22:29.214289Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-05T06:32:48.257954+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2605.01575","last_updated":"2026-05-02T18:57:37Z","latest_version":1,"primary_category":"cs.PF","snapshot_observed_at":"2026-07-06T23:14:47.444386Z","submitted_at":"2026-05-02T18:57:37Z","title":"SPEC CPU: The Next Generation"},"reference_resolution":{"displayed":100,"state_counts":{"malformed_identifier":5,"metadata_mismatch":13,"parse_uncertain":0,"unresolved":3,"verified_exact":19,"verified_fuzzy":60},"total_outbound_references":184},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"thesis":"As of 5 August 2026, this Paper Citation Record lists 100 of 184 outbound references and 1 inbound Pith citation observation for arXiv:2605.01575."}