{"as_of":"2026-08-04T03:06:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:c1a6db6dec25c4d210debdfa1eee52ca6d030722d5abc4e06da47c219041955d","coverage":[{"denominator":85,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":85,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-15T06:44:34.342799Z","state":"measured"},{"denominator":85,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":85,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-03T06:30:56.289259+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2605.02220/citation-record","integrity":"/paper/2605.02220/integrity","json":"/paper/2605.02220/citation-record.json","paper":"/paper/2605.02220"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"1T-1C Dynamic Random Access Memory Status, Challenges, and Prospects","venue":null,"work_id":"03cf0806-3829-4688-a527-85eb6db5b2ed","year":2020},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:613c26166feb83a5a9426f04aa07b37d7e19581c312fa639b1d84cabc5a786b2","observation_id":"76202ef6-34ac-4a74-b8b6-96d2656a1896","resolution":{"observed_at":"2026-05-15T06:50:11.464754Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"DRAM Scaling Error Evaluation Model Using Various Retention Time","venue":null,"work_id":"f1630541-cc99-419d-913f-39ca170b8215","year":2017},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:ef0f9979d6d6c03d916ae075a63a88fe55c0135c75a6ddfbea7d1b9fa4f65352","observation_id":"ed0c327b-e317-4c10-ac1f-d896e747a7d8","resolution":{"observed_at":"2026-05-15T06:50:11.482872Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Mutlu,Main Memory Scaling: Challenges and Solution Directions","venue":null,"work_id":"feadf575-135d-458b-9dc2-906d94ad17b1","year":2015},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:2c64260945699ebb345e72f7011be9570f4cc552ebecbc79049c8688c885f8e9","observation_id":"e98e6622-9e24-4259-8482-b74f8ac923d8","resolution":{"observed_at":"2026-05-15T06:50:11.468989Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability","venue":null,"work_id":"725f5c74-9762-4cf5-9317-936a6430f569","year":2019},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:cfa11e60145706bd60587fcf2718424b22be9152a7b11af8a0beddb01c4007c2","observation_id":"fd4277ad-59c1-4a7b-aa1a-e6e97009f855","resolution":{"observed_at":"2026-05-15T06:50:11.479033Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Ha,Understanding and Improving the Energy Efficiency of DRAM","venue":null,"work_id":"95b0e0c6-e0dc-4842-997c-2fdf964773c4","year":2018},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:4a5bcabb793bcc11246e335adadd95ba88cd1748f48e84ad08f0e145265d5976","observation_id":"850aaa35-c443-4215-bd8d-836ecc7cc11d","resolution":{"observed_at":"2026-05-15T06:50:11.473459Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"An 11 Gb/s 0.376 pJ/Bit Capacitor- Less Dicode Transceiver With Pattern-Dependent Equalizations TIA Termination for Parallel DRAM Interfaces","venue":null,"work_id":"841a5f61-b89e-4bce-93e6-9ef4bd53487d","year":2024},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:fcc685a6b167bed3b97bace3bc3ac7dfbba1091cb58fc93d08a8f25e5ee284dd","observation_id":"20535690-9d24-416e-b67d-112b1e86876a","resolution":{"observed_at":"2026-05-15T06:50:11.291851Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A Supply-Noise-Induced Jitter- Cancelling Clock Distribution Network for LPDDR5 Mobile DRAM featuring a 2nd-order Adaptive Filter","venue":null,"work_id":"8230f877-cf8f-43ad-a915-ddfa7d36be60","year":2022},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:a12b820e796afe203082e60554f0bc87cdc302e444fafa77fdd3fa38fc025660","observation_id":"627dc023-3030-496f-ab8e-091480b2274c","resolution":{"observed_at":"2026-05-15T06:50:11.260084Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Fine-Grained DRAM: Energy-Efficient DRAM for Extreme Bandwidth Systems","venue":null,"work_id":"27857b2c-4f54-4838-9f30-991e98e3787a","year":2017},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:669a6006c3960a1bf015a60bdb82e238c7d210aa18796a434f3783da4ad5e3f9","observation_id":"cb0773dd-5406-405c-aacc-ce8fa0e60c45","resolution":{"observed_at":"2026-05-15T06:50:11.388658Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Hauberk: Lightweight Silent Data Corruption Error Detector for GPGPU","venue":null,"work_id":"62f91980-6fe3-4abd-a013-a1f1edf5caa5","year":2011},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:b596878477ce2822ee0c554cb97541a5fa2805f2dfc26598046b7b65f67ac9ed","observation_id":"411583d7-7f43-453e-91c8-45e69b47743d","resolution":{"observed_at":"2026-05-15T06:50:11.353558Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Detection and Correction of Silent Data Corruption for Large-Scale High-Performance Computing","venue":null,"work_id":"d1d11477-d36b-496d-a6b8-0d16dd8fe6ce","year":2012},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:682485b7e318cf3913f7025ff98b3a7cf396b1dfbdbdc17f9cfa33f744310db7","observation_id":"aa84264e-7090-4f8f-b319-2cadb8d32b42","resolution":{"observed_at":"2026-05-15T06:50:11.325406Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","venue":null,"work_id":"11f18484-5213-45d5-9499-b8d677a3bd26","year":2021},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:d6693b686e6098188fbac7de218df2f4a6e8ec4fec876fd5b6efd19ee91fd5ca","observation_id":"866bb55a-035d-454c-adb7-c8b37aa36606","resolution":{"observed_at":"2026-05-15T06:50:11.332877Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Im- plicit Memory Tagging: No-Overhead Memory Safety Using Alias- Free Tagged ECC","venue":null,"work_id":"3f7c0383-dec2-4159-802f-eb7c8995d169","year":2023},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:95473d6a854c578b68975d5ca889316d0308873afb12d498c723c518ac904670","observation_id":"0f291849-553a-4451-bb6f-655c76b1e980","resolution":{"observed_at":"2026-05-15T06:50:11.420071Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"MAGE: Adaptive Granularity and ECC for Resilient and Power Efficient Memory Systems","venue":null,"work_id":"fbf8e153-51fc-4c81-89a0-596c8c7cb2b0","year":2012},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:afe23abade704e8fa44abd8acb4c6df0e6a6f9df08083471e97641f72aacebbd","observation_id":"bde433a0-f9b0-473a-b284-9f15ac238c4d","resolution":{"observed_at":"2026-05-15T06:50:11.344016Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Evaluating Built-In ECC of FPGA On-Chip Memories for the Mitigation of Undervolting Faults","venue":null,"work_id":"53d1c976-c9bf-4851-8743-3c0ac4dc9408","year":2019},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:5183e544ba752aedd96e93aabc7c8bede48f1314f9ea27bb15cf10b428482572","observation_id":"504c9e39-2255-43cf-bb60-dc69c3d377dc","resolution":{"observed_at":"2026-05-15T06:50:11.415706Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A Systematic Study of DDR4 DRAM Faults in the Field","venue":null,"work_id":"a58208fa-4c52-421d-aaef-5e9187809472","year":2023},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:2a1573bb38e552df97d4c40334bae705d74b435ee6b2d87b1bd63e2c73022be6","observation_id":"93170b7b-9471-42db-ba38-4b30c1c08a8c","resolution":{"observed_at":"2026-05-15T06:50:11.433117Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"DRAM Fault Classification through Large-Scale Field Monitoring for Robust Memory RAS Management","venue":null,"work_id":"acf208af-8756-4a97-9739-124b0f11f62a","year":2025},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:69a79547ed8d55cc0e08eb6040b97c8b7f1db6edefa4aed5b90936529150306e","observation_id":"f75d4ce1-87e9-413a-aebc-73b795d2c524","resolution":{"observed_at":"2026-05-15T06:50:11.375807Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Predicting Future-System Reliability with a Component-Level DRAM Fault Model","venue":null,"work_id":"13052fd7-30e6-425c-99a2-e9b58b8e3c5b","year":2023},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:87d25c9c531b915a5db2058dbbaf3ce15594e93a81b9746079a84dd675bf6e8f","observation_id":"0c6f262c-72b9-4075-848b-7606f6a7c019","resolution":{"observed_at":"2026-05-15T06:50:11.393183Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Characterization of Data Retention Faults in DRAM Devices","venue":null,"work_id":"de4d4296-4672-4353-b304-460817076430","year":2014},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:f304bf3f4d793d68b3567cc8f145b05b98f1205485f0ce363d305c90c8fcc5fe","observation_id":"6de61f9e-9feb-4bd3-b150-fe200004df4d","resolution":{"observed_at":"2026-05-15T06:50:11.316920Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A Novel Prediction- Based Two-Tiered ECC for Mitigating SWD Errors in HBM","venue":null,"work_id":"58dda283-1669-4486-a570-5a8c4381cf48","year":2024},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:f0ea98f195279b2208a0e899041d470c2a539ac3c31e0bcbd17a065f5dae0159","observation_id":"b3d9c809-a494-4d90-a6e3-c381271f9d1b","resolution":{"observed_at":"2026-05-15T06:50:11.339743Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study using Real Devices","venue":null,"work_id":"4b25447b-f687-4ed2-8252-49c1e431a03e","year":2019},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:e0ba2488c967040e47f557491c83f4b9057cb31379b79e2a86eb486318367ed8","observation_id":"1f7d8e2c-42b9-41da-905d-101cf6bfe721","resolution":{"observed_at":"2026-05-15T06:50:11.411202Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Bit-Exact ECC Recovery (BEER): Determining DRAM On-Die ECC Functions by Exploiting DRAM Data Retention Characteristics","venue":null,"work_id":"503889f0-6b5f-4407-ab00-beeb7e7396b6","year":2020},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:6e4a990be052950d6058ca9eaf4ba0f4cd9b503038543a4cb6e4f6005e6d2fee","observation_id":"b399144b-3ef0-46dc-b655-cd2e6fc5510c","resolution":{"observed_at":"2026-05-15T06:50:11.297379Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Unity ECC: Unified Memory Protection Against Bit and Chip Errors","venue":null,"work_id":"c2b98a0a-eb27-4db8-a533-1b33e3996620","year":2023},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:6a317090188b5a32d51153b58bcdd2999100405c012a1cd7976c0d455d699c8a","observation_id":"50cbb522-2d3b-4a23-8941-f063d343c57f","resolution":{"observed_at":"2026-05-15T06:50:11.380146Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Breaking the HBM Bit Cost Barrier: Domain-Specific ECC for AI Inference Infrastructure","venue":null,"work_id":"c2d212f9-86c8-42fd-94d8-a274ce656531","year":2025},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:03bf99f22754e22242ca97a171a06ddc6d5f4f6b3d93a55f6b51b5f27735992d","observation_id":"baa0be0c-3caf-47ec-80f1-8ad528e73c77","resolution":{"observed_at":"2026-05-15T06:50:11.306124Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Double Data Rate (DDR) 5","venue":null,"work_id":"85b3e38a-2fa8-4e27-a93e-88e7c4463a43","year":2024},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:67464d38e2ed4f064c9a616ac1e57b184e4364224047bed15daf299861b30107","observation_id":"388be4ee-53db-428a-bae2-21fefe6355ae","resolution":{"observed_at":"2026-05-15T06:50:11.311762Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"LPDDR6 standard","venue":null,"work_id":"9c324666-7f46-41a1-a909-df833b2da5ee","year":2024},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:8b6688028e395b5bf0d8c40505f7e2e90138b21c8e74546236a148cc523e88c6","observation_id":"960d88a7-d920-4453-9e5c-65aec19311e6","resolution":{"observed_at":"2026-05-15T06:50:11.406487Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"High Bandwidth Memory (HBM4) DRAM","venue":null,"work_id":"2164fd09-4d60-4220-8e0a-81dfb3cca809","year":2025},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:1552f2f141a61ea2bdb5fe272ff5c9cfb0d3db5bc9404d2cfd2d376faa10587e","observation_id":"f4e5e0af-b088-4ddf-b83a-a4204bc02f0e","resolution":{"observed_at":"2026-05-15T06:50:11.301785Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Virtualized and Flexible ECC for Main Memory","venue":null,"work_id":"8028ca07-00e0-4fb1-a12e-60901bb025ee","year":2010},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:a8c367cb2b340d031d00b02620ef81f617ebd1e035dd0c87d821f95035b16292","observation_id":"a8b3974f-4354-4661-a249-042e89d6448a","resolution":{"observed_at":"2026-05-15T06:50:11.287730Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Improving Memory Reliability by Bounding DRAM Faults: DDR5 improved reliability features","venue":null,"work_id":"4a6ba786-9407-49cc-8078-feddfd9f75fd","year":2020},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:180dae888e14f3d0249dc5f9e65272aade2e5b5e96c3a4bcc7cb7a417385bb08","observation_id":"bb1f0d39-8e81-4ae0-b566-33b2954ba4ca","resolution":{"observed_at":"2026-05-15T06:50:11.357723Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks","venue":null,"work_id":"f5b3b4af-ec4c-45e3-b017-a781678907a9","year":2019},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:b35b2f87d5a4cc20b75ab8450684a1159e13cd24048a2b85a1510fff6aa3b754","observation_id":"ad5cc78a-8877-4f7d-b963-f933d3bcf5c3","resolution":{"observed_at":"2026-05-15T06:50:11.283502Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Forward-Error Correction with Decision Feedback","venue":null,"work_id":"3bf4db40-ecca-4f99-800b-9042f97a4f6a","year":1972},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:3607734d9d0749f09ed2cafd6237fe4ab6c373f682bf5d98fb5d7bac528a64b0","observation_id":"0e0910ce-e5a7-4da6-887d-602e8c6e50eb","resolution":{"observed_at":"2026-05-15T06:50:11.271895Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Error correction and detection for faults on time multi- plexed data lines","venue":null,"work_id":"4eac8187-032e-46a3-9b55-ce23e6c28fb4","year":2001},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:e3433ea55eb092278a3050d6c9a7a9f1019fcab3acfb8aa800e1a17fff041065","observation_id":"66af57de-78e9-409f-a0e9-539a945a911a","resolution":{"observed_at":"2026-05-15T06:50:11.402476Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Bamboo ECC: Strong, Safe, and Flexible Codes for Reliable Computer Memory","venue":null,"work_id":"47eb803c-aa21-44be-9ae9-992eb67903ea","year":2015},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:44eaadcd1d95185a82b01a085673aa550bf7b075dcf35c461c5d6f4b74dd42c2","observation_id":"934a8d12-dfc9-4b50-a6a2-7459bc4bf64d","resolution":{"observed_at":"2026-05-15T06:50:11.277227Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Silent Data Errors: Sources, Detection, and Modeling","venue":null,"work_id":"c27b9260-ef40-4efd-b266-8628433d1db3","year":2023},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:37cab5b1ff0e9898ccbf59a7ad3ffc3b4802a7f6a9afffd326ec799c058d9553","observation_id":"d063df57-0b12-48e2-96b0-fc9946ca26be","resolution":{"observed_at":"2026-05-15T06:50:11.370897Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2203.08989","last_updated":"2022-03-16T23:29:09Z","snapshot_observed_at":"2026-07-06T12:48:53.542296Z","submitted_at":"2022-03-16T23:29:09Z","title":"Detecting silent data corruptions in the wild","version":1},"cited_work":{"arxiv_id":"2203.08989","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2203.08989","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Detecting silent data corruptions in the wild","venue":null,"work_id":"dc7669d7-3578-4dc2-bc74-85acece53d4e","year":2022},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"cited_paper":"/paper/2203.08989","citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:50ac862e7e8555994b6e8e95cce1993a697719de1b861498903f25c4416c962b","observation_id":"05519a71-3690-41bc-a3ad-c24edddc7d41","resolution":{"observed_at":"2026-05-15T06:45:10.939239Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Impact of V oltage Scaling on Soft Errors Susceptibility of Multicore Server CPUs","venue":null,"work_id":"bb8caf69-68c6-4187-84b1-845425928f2e","year":2023},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:96a1168f39ba6489a1f77995217006fd5949c2373ac39fc51434248348621ce6","observation_id":"77c9c974-3884-44da-a651-7ec28800dc78","resolution":{"observed_at":"2026-05-15T06:50:11.265475Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Error Detecting and Error Correcting Codes","venue":null,"work_id":"7bdccee4-9890-4a16-b5d7-9271da3fe331","year":1950},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:9543fdab189469a3f216aa81c27b52fa28f73025ee32bd4b90511534693340d8","observation_id":"0ea5ceef-82d8-4c08-8ff4-9b4b17820038","resolution":{"observed_at":"2026-05-15T06:50:11.361692Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A Class of Optimal Minimum Odd-weight-column SEC- DED Codes","venue":null,"work_id":"65abca1b-ca75-4689-ab09-1e35d252ad67","year":1970},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:990eec2f9ca198ef4b0d63a4ee516d22deb625aa9f9130bafcc98ef756d1d7c6","observation_id":"9aecae4f-83a4-401c-981e-e2806f43f84d","resolution":{"observed_at":"2026-05-15T06:50:11.366106Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"On A Class of Error Correcting Binary Group Codes","venue":null,"work_id":"b76101ea-dec2-46f5-92af-44778fae112c","year":1960},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:ead63d33221d549ce1214051a567c4e0e1e706af6003f27448d15b9c29f672b2","observation_id":"560519c7-525f-457a-bf9c-9268e19a5625","resolution":{"observed_at":"2026-05-15T06:50:11.349255Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Polynomial Codes over Certain Finite Fields","venue":null,"work_id":"f35e1968-bb08-463b-b4e3-3bf27feeca8d","year":1960},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:431fdb93ab92f6e88d5f970cdc9bc9bcac24bd187845e5c3c57286e22fb139fc","observation_id":"7251d80a-2f0d-4391-a645-fa97d74569f5","resolution":{"observed_at":"2026-05-15T06:50:11.397951Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems","venue":null,"work_id":"2bdcdce5-fe2c-4c76-ac3c-aef3d3e4b7c8","year":2012},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:317189c33fb7459eeb112b0d014374cf780a26e6793cc0c3ffbbb57daa1194bc","observation_id":"1b0fba7b-fbab-4840-9ae4-0e0055fe0015","resolution":{"observed_at":"2026-05-15T06:50:11.438267Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"PAIR: Pin-aligned In-DRAM ECC architecture using expandability of Reed-Solomon code","venue":null,"work_id":"fa77a746-4a43-455e-a17a-8558b2a65328","year":2020},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:02d53b7f7dab5edd36603e699b139ca402bbaf90b0d9aeaa69c788726fb25209","observation_id":"d4319cc2-66d3-4d05-8ac2-2e9248bd8603","resolution":{"observed_at":"2026-05-15T06:50:11.428900Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Implementation of RS-CC Encoder and Decoder using MATLAB","venue":null,"work_id":"91b04a05-e539-4189-bbd9-e13a2dc88662","year":2019},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:9285eab4a834d98e00fe1521965d256c626a5c46564ed7c62b66a16237620796","observation_id":"0bae787d-83c2-434e-9b24-2954aca10043","resolution":{"observed_at":"2026-05-15T06:50:11.424411Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Error-correcting codes for semiconductor memories","venue":null,"work_id":"9a04cb49-c44c-45f3-bb53-94de4219f4b3","year":1984},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:1f24c1be36510130f104892116d031c4246943bfcad635db4355405f131555ac","observation_id":"d6e9014f-7f9a-4ce9-b495-d7684846695f","resolution":{"observed_at":"2026-05-15T06:50:11.384384Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Reliability, Availability, and Serviceability of IBM Computer Systems: A Quarter Century of Progress","venue":null,"work_id":"5aeb8200-9b7b-4d34-a152-dbca515f04b2","year":1981},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:50b01523e6c17cd01a7486b97de1956e83f9a5006a8e87377035dd2167c9fb2e","observation_id":"0979ffc0-fcc1-4ef7-a016-1463edcf4f18","resolution":{"observed_at":"2026-05-15T06:45:12.848828Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Error Correction Code (ECC) in DDR Memories","venue":null,"work_id":"ba87c537-5c8a-4e41-a4b3-2829fec54ee0","year":2020},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:ecd03e20e1af6c0c7b6ac365153ef0418983742f9c772d33bb8a499740d14402","observation_id":"91f59f1e-ce6c-4fd4-b24c-4c76af7d9cb6","resolution":{"observed_at":"2026-05-15T06:45:12.844768Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"9cb09714-d273-4eff-97b1-c16fee106103","year":2013},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:072c2cdc314bc697d7fd66b6abbd1f62df62c83457c92334ffe344e6f854a381","observation_id":"764afbf7-b6fb-44aa-981b-730b902d0a50","resolution":{"observed_at":"2026-05-15T06:45:12.930402Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"From Correctable Memory Errors to Uncor- rectable Memory Errors: What Error Bits Tell","venue":null,"work_id":"a70c8da8-e4d2-453b-a83d-514a9cab0a02","year":2022},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:b5679d7f37ffb8300f199354fb9fffb4b1198fb46fd6de6eaf5e052e638ddd0b","observation_id":"6e3fea45-129d-46b2-a356-f252819acba1","resolution":{"observed_at":"2026-05-15T06:45:12.826128Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Fault- Aware Prediction-Guided Page Offlining for Uncorrectable Memory Error Prevention","venue":null,"work_id":"12f0f5eb-e656-417d-8c6c-e162965e58d3","year":2021},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:a59568b4c28937ccacb4ed290069316fc5a144392c446875ac6f554a2f993007","observation_id":"0277330b-61db-4c00-9571-ae275d8b729d","resolution":{"observed_at":"2026-05-15T06:45:12.941807Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling","venue":null,"work_id":"1e71dbcb-f02a-43dc-ad82-65c76184c687","year":2014},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:f3bb1e08c4f553ee12d26003f4d4d88fab43eb18524e51d57c1c1d3a3c9b5cf3","observation_id":"201b5d61-2455-4dfb-9a88-7391e08d0b80","resolution":{"observed_at":"2026-05-15T06:45:12.926541Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"COMET: On-die and In-controller Collaborative Memory ECC Technique for Safer and Stronger Correction of DRAM Errors","venue":null,"work_id":"e6c55941-6b90-41f4-92a1-592358dcbcb2","year":2022},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:e12ac57c04ca6d73d820ddbb7561ec145a53b218780952bb789767963162dd4b","observation_id":"bb7a489d-57e4-4dc5-9f59-7540fae40aba","resolution":{"observed_at":"2026-05-15T06:45:12.914233Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A 16-GB 640-GB/s HBM2E DRAM with a Data-Bus Window Extension Technique and a Synergetic On-Die ECC Scheme","venue":null,"work_id":"3bcd8247-2dc5-4ec7-ad12-35ab19ad6a2f","year":2020},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:5f06c38a4af5a3a28ffe4d9cb309f6a371a7ac0d6f373a2dd4ab19aa85aab2fe","observation_id":"1638bbc6-5f8f-4f7d-86e9-8a34deac7a69","resolution":{"observed_at":"2026-05-15T06:45:12.909911Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A 16 GB 1024 GB/s HBM3 DRAM With Source-Synchronized Bus Design and On-Die Error Control Scheme for Enhanced RAS Features","venue":null,"work_id":"2dad0d35-e375-4621-8dae-95017828eaae","year":2023},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:994c56f0b840ee864f07844d7c4949dcc0699e24fca46afe156a122e5b7933be","observation_id":"726f2d55-d48c-431f-ac11-5a22b8e9567c","resolution":{"observed_at":"2026-05-15T06:45:12.918719Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A 3.2 Gbps/pin 8 Gbit 1.0 V LPDDR4 SDRAM With Integrated ECC Engine for Sub-1 V DRAM Core Operation","venue":null,"work_id":"3947b3e5-a61a-4276-a923-1700883d0c7b","year":2014},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:26983de975c832169bf7e07cde069b01aa83ef593b62b8c25a4f1d3b32b843d2","observation_id":"fc79c85f-e18b-4028-8496-8f3d1c2071e9","resolution":{"observed_at":"2026-05-15T06:45:12.950122Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A 192-Gb 12-High 896-GB/s HBM3 DRAM With a TSV Auto-Calibration Scheme and Machine-Learning-Based Layout Optimization","venue":null,"work_id":"9f4cabe3-316e-4a9e-8641-fa5c6cf7dfe4","year":2022},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:6803c056a5f3ca4571b8f04d48484c62c5cad481e60e6ebe56ea381d60d0ee62","observation_id":"57ea9c0b-52f1-461d-9327-e25699474524","resolution":{"observed_at":"2026-05-15T06:45:12.896279Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory","venue":null,"work_id":"e7773032-f1e9-4425-b820-73a926deec4b","year":2016},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:51f8f7ecaf1471df65edca744cabad431f0187885b20fdd1448b8a1c12532f7b","observation_id":"36dbbbcf-b613-4cd4-b4de-80ce5a807d8b","resolution":{"observed_at":"2026-05-15T06:45:12.900942Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"On the Use of DRAM with Unrepaired Weak Cells in Computing Systems","venue":null,"work_id":"6c64a96b-090d-4786-9391-fb94febbc3ac","year":2016},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:ab6e454e4e9fd274bdb649a0e7d701a35e06e90b09e56d88a9ffa02449376417","observation_id":"9c33bd75-ffd3-4ed2-a449-9c967ed281b5","resolution":{"observed_at":"2026-05-15T06:45:12.889630Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Cyclic Codes for Error Detection","venue":null,"work_id":"c55b9a35-bbe2-4d24-86f8-f61b8dcd6258","year":1961},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:3032bacc77e3beb21085ceadae2a1ec1c53a55fe0fbcdc1f3f594386817e5410","observation_id":"7d86562a-5a7b-42e0-bcaa-ce6f94248073","resolution":{"observed_at":"2026-05-15T06:45:12.957826Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Removing Obstacles before Breaking Through the Memory Wall: A Close Look at HBM Errors in the Field","venue":null,"work_id":"a129db1d-01e1-4bdb-bb71-22447e04e71c","year":2024},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:b8fb6dfd32c6f464bd816d4e1af99e066af8970fdcbfa758ecdebc3411ed168e","observation_id":"ad5addc1-d529-491d-a4c0-73777189ae9d","resolution":{"observed_at":"2026-05-15T06:45:12.934338Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Predicting Uncorrectable Memory Errors from the Correctable Error History: No Free Predictors in the Field","venue":null,"work_id":"a01f63f7-2e9e-48fd-8bb1-5e0edae8c09b","year":2021},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:83563ab9ff2546f2869eafd1a2b5822bc9543ac4556bb6b70a9f83402ee55c4a","observation_id":"42e0a196-d47a-4471-a57f-78a7387dd97a","resolution":{"observed_at":"2026-05-15T06:45:12.885065Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.21783","last_updated":"2024-11-23T23:27:33Z","snapshot_observed_at":"2026-07-06T18:55:11.576666Z","submitted_at":"2024-07-31T17:54:27Z","title":"The Llama 3 Herd of Models","version":3},"cited_work":{"arxiv_id":"2407.21783","doi":"10.1016/s0749-0720(15","metadata_source":"pith","pith_arxiv_id":"2407.21783","snapshot_observed_at":"2026-07-11T11:50:26.030339Z","title":"The Llama 3 Herd of Models","venue":"cs.AI","work_id":"1549a635-88af-4ac1-acfe-51ae7bb53345","year":2024},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"cited_paper":"/paper/2407.21783","citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:4987ab141276a1c235fd21690ae82f8a4c3663e07b21c4fc84092f8be983c84c","observation_id":"5444d9f2-7f79-4e2d-89a4-305f2767aeae","resolution":{"observed_at":"2026-05-15T06:45:10.924640Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field","venue":null,"work_id":"242d6a23-e494-47e6-a3df-b612640ccec5","year":2015},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:c5cc55e40ae86cc8633048fbb8792d307bdeb3ea63881af5631df472c11820ee","observation_id":"0cce5620-8e68-452d-9329-371fc4adc7b3","resolution":{"observed_at":"2026-05-15T06:45:12.954270Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Design for Soft Error Mitigation","venue":null,"work_id":"8da64996-a7bd-49c3-b7e4-27ea23907a57","year":2005},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:2c97bdea8cc125738dcfc6ec06b86ced6cf30109862573f7960c39ae68025cf5","observation_id":"85d9b7d6-6f74-4f1c-921e-594c08bbaf4e","resolution":{"observed_at":"2026-05-15T06:45:12.922596Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"DDR5 DRAM Faults in the Field","venue":null,"work_id":"d9620af5-0594-4fd0-93f6-7a288cfa7e00","year":2025},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:fcd037d9d224275b3c5984f5c50f66439b5e08c1703df4b7ae9ffd2cdf7281e0","observation_id":"e5e78884-d396-4313-888b-3f1b7967e2b5","resolution":{"observed_at":"2026-05-15T06:45:12.945882Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Efficient RAS Support for Die- stacked DRAM","venue":null,"work_id":"a48245ef-9617-48a4-bff5-d8143871a51f","year":2014},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:c32330e3fc595cc3baa414766f2b3516d5f8dd996cbc8c8e1db9cc0533c73ea3","observation_id":"9c836a58-3faf-474d-af78-7b2602981ca0","resolution":{"observed_at":"2026-05-15T06:45:12.818106Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"XED: Exposing On- Die Error Detection Information for Strong Memory Reliability","venue":null,"work_id":"f1664370-fadd-4dc7-bf32-6ad668f0464f","year":2016},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:e4d2fb166cb4117ad1920c06cb48ede32a38656ec6eef0be75b830ce66aec798","observation_id":"e7c2623d-36c8-4a93-8b08-39948b06b702","resolution":{"observed_at":"2026-05-15T06:50:11.442785Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Memory device on-die error checking and correcting code","venue":null,"work_id":"8a36a7ca-590b-4681-925c-ce6d08277080","year":2017},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:a793fa8e7f3dd63e76d6bf6f602d369751344a90bc5888706bdaa36055076306","observation_id":"ec63a68f-f201-4f7c-84d5-2b6533e25aac","resolution":{"observed_at":"2026-05-15T06:45:12.836911Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"High Bandwidth Memory DRAM (HBM3)","venue":null,"work_id":"ad5708d1-d977-4cd6-8128-1fd289074c0c","year":2022},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:cdd3be2e8bae874668ea84f2ead4ce2664380e9b131b5f4eefef72f50d9fea5e","observation_id":"e75ccc83-efcd-4731-8960-d05509fd0a45","resolution":{"observed_at":"2026-05-15T06:45:12.833468Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability","venue":null,"work_id":"fad91f85-71d9-403c-996e-d418f396e290","year":2018},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:3a0c8f833ba63e98e9695aafb360f1ffaab17d84828f5f46af71559de671c160","observation_id":"9b69fa08-33b9-4c26-a637-20c6793f6557","resolution":{"observed_at":"2026-05-15T06:50:11.460093Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Dual-Axis ECC: Vertical and Horizontal Error Correction for Storage and Transfer Errors","venue":null,"work_id":"2a013f0f-6cdd-4c81-a6c2-96894244b7ca","year":2024},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:27e36811ca8af64dda4afe152ef04436d355d81db24dd52f081f6315d498a81a","observation_id":"c5f0ecb1-01cd-4b7e-a22d-9cd76453f362","resolution":{"observed_at":"2026-05-15T06:50:11.455266Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips that Use On-Die Error-Correcting Codes","venue":null,"work_id":"e0361209-567b-43cf-a4fb-f8b05e9eb238","year":2021},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:fbf51998b5fb3b64f3b04ac4e09c47415778aef3afaac7bf2e1f65c4adc3e325","observation_id":"1bc7334b-97b2-4897-b0d5-2b16e8024477","resolution":{"observed_at":"2026-05-15T06:45:12.962344Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Low Power Double Data Rate (LPDDR) 5/5X","venue":null,"work_id":"659627df-9e23-450a-b286-303dda203729","year":2023},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:d4bbdbbe2d2475193afbd6ce0e5b51187aa756b22394461f54ae82d98e2475e3","observation_id":"418d2a10-d584-40e3-b7de-853f71768bdb","resolution":{"observed_at":"2026-05-15T06:50:11.451104Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"High-Speed Architectures for Reed–Solomon Decoders","venue":null,"work_id":"cb122e02-1268-4e88-bd02-05eccebf9a76","year":2001},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:a50b27aaa3c180a500bca12e97f12f232007bb460c258b5abbf11d3abd4a3da7","observation_id":"b645690f-2647-4722-8adc-5255e90012fd","resolution":{"observed_at":"2026-05-15T06:45:12.852574Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Reducing the Overhead of BCH Codes: New Double Error Correction Codes","venue":null,"work_id":"5dfe1498-8491-4dfd-9503-e36b02187368","year":2020},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:0a7df8389dc42e4dc0e9a6d7f35af82e5d66905d7b42119cc395653244656d2b","observation_id":"6e34f56f-0ee6-48db-9ed8-1c82f8691f71","resolution":{"observed_at":"2026-05-15T06:45:12.905679Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Memory Errors in Modern Systems: The Good, The Bad, and The Ugly","venue":null,"work_id":"f3405ef1-6caf-4ef8-8e87-116040b04149","year":2015},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:99418d0668cc0bb0df140db6099f51e8a79d01b242fe854659736d7de13099c2","observation_id":"b398cbd7-c230-4f64-bf2e-deb46ed126af","resolution":{"observed_at":"2026-05-15T06:45:12.822227Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling","venue":null,"work_id":"a3050828-fb79-406d-9542-abb29b0e4027","year":2020},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:3fc03603db8263517ba52df166f7fdbe668058b1fe5c4d03716957ff4ab32989","observation_id":"563eb7e9-e790-458d-86b1-53ed85db7c2c","resolution":{"observed_at":"2026-05-15T06:45:12.875174Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A Characterization of the Rodinia Benchmark Suite with Comparison to Contemporary CMP Workloads","venue":null,"work_id":"2513d939-3584-44ca-9694-163f2a19fda0","year":2010},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:b5f231844f03f44ad20988cbfc5054ffb38aaf424b7658fc79d6c2355e02293a","observation_id":"c1236d5b-7354-40a0-8f48-6a76870d81cd","resolution":{"observed_at":"2026-05-15T06:45:12.830308Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing","venue":null,"work_id":"d8285341-21cd-49e0-a8b5-2675179d2e9d","year":2012},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:8aea3457884b71adbdcf7cff32d7631c644ea9818afb160641d6a5b7bbfd77e2","observation_id":"189269c8-0544-44b1-8bae-e8d9ee15cdcb","resolution":{"observed_at":"2026-05-15T06:45:12.840795Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"GraphBIG: Understanding Graph Computing in the Context of Industrial Solutions","venue":null,"work_id":"4a7b7896-1dd3-4ada-a671-08607dac3360","year":2015},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:a14fc903c34db080fce3b72176207de4e833d3e34fd933191d90eadc8fdd56e6","observation_id":"14408abc-94a0-4ac9-af22-7250fa321891","resolution":{"observed_at":"2026-05-15T06:45:12.879584Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"PolyBench/Python: Benchmarking Python Environments with Polyhedral Optimizations","venue":null,"work_id":"29f6399d-720f-45f6-b597-eb378707f5ee","year":2021},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:be0864c01cc61ce000a368072d79561016cf7e37e7730ec008251900868d1248","observation_id":"93b9ab6c-c2eb-4b66-a770-fd9e9188c4af","resolution":{"observed_at":"2026-05-15T06:45:12.937987Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices","venue":null,"work_id":"dd811bac-84df-4afd-a94a-bafc1cac7533","year":2017},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:15d743ebbd12f5468dbee1e4ad9f7b83d1c8e808b2c14a73192821f951ac5a4f","observation_id":"f6c034c7-8048-4836-bab3-ecdf315f432d","resolution":{"observed_at":"2026-05-15T06:50:11.447016Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"b732705f-bbed-421c-af07-ae5e16005b24","year":2021},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:30e7cbc0bab283cb2817c0cd9480d846abddfbd46eb66c92b77ab4d47d209db0","observation_id":"a433d395-5b2d-41a5-a488-a7bc66c7cb94","resolution":{"observed_at":"2026-05-15T06:45:12.860609Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"TN-40-07: Calculating memory power for DDR4 SDRAM","venue":null,"work_id":"de73ced8-c892-495d-a7b5-54e7b3862d9c","year":2018},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:ef4df8c6302344951e0ed7db38ef8e7766080e1b9ea91cb0f8fcfa2667dce4c3","observation_id":"6eaabe4f-9c73-4edf-bd20-0dbba5b416cb","resolution":{"observed_at":"2026-05-15T06:45:12.866595Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Architecting an Energy-Efficient DRAM System for GPUs","venue":null,"work_id":"a97b459b-2b99-4e12-93e5-55be56b12823","year":2017},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:efeeb2fa538e4fcc79364007d811c21b8137463d46f2c559f902f6b47923103d","observation_id":"5904f3a2-3404-403f-a488-86a42b1cfff1","resolution":{"observed_at":"2026-05-15T06:45:12.871647Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Duplex: A Device for Large Language Models with Mix- ture of Experts, Grouped Query Attention, and Continuous Batching","venue":null,"work_id":"d02a964b-aec2-44cb-be8a-8c0dc27125a8","year":2024},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:59a88c40c16f86d5aeb14076461137d60545a06a71feb4c9c185d19e98d4c717","observation_id":"0338bc63-2006-4dd1-8ae9-1206c07d0883","resolution":{"observed_at":"2026-05-15T06:45:12.856642Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2512.02189","doi":"10.48550/arxiv.2512.02189","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-10T12:15:01.137692Z","title":"Microbenchmarking NVIDIA’s Blackwell Architecture: An in-depth Architectural Analysis","venue":null,"work_id":"9ce3756a-40f7-4de3-81bd-6d50a97d6b07","year":2025},"citing_paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection","version":2},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-05-15T06:44:34.342799Z"},"links":{"citing_paper":"/paper/2605.02220"},"observation_digest":"sha256:836aa0aa23ca2a9ab6d501f73ae6df8b5b1a46ffeaa1f05d716e481242c7c858","observation_id":"871a9e7d-7556-43ea-9d13-40c7dc5c9db8","resolution":{"observed_at":"2026-05-15T06:45:10.932107Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-03T06:30:56.289259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2605.02220","last_updated":"2026-05-14T07:48:43Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T23:15:23.301944Z","submitted_at":"2026-05-04T04:45:33Z","title":"Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection"},"reference_resolution":{"displayed":85,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":2,"verified_exact":3,"verified_fuzzy":80},"total_outbound_references":85},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-03T06:30:56.289259+00:00","source":"crossref"},{"observed_at":"2026-08-03T06:30:50.922721+00:00","source":"retraction_watch"}],"thesis":"As of 4 August 2026, this Paper Citation Record lists 85 of 85 outbound references and 0 inbound Pith citation observations for arXiv:2605.02220."}