{"as_of":"2026-08-12T03:02:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ec3c7a9112d0fd1975504587c40f94aadf24aefd2939d05a4077ac489b714e5e","coverage":[{"denominator":58,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":58,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-28T20:44:49.356774Z","state":"measured"},{"denominator":58,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":58,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-11T06:34:44.6726+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2605.30814/citation-record","integrity":"/paper/2605.30814/integrity","json":"/paper/2605.30814/citation-record.json","paper":"/paper/2605.30814"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Towards high-quality and efficient video super-resolution via spatial- temporal data overfitting,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:a1c5d094a0862ef209c2195f9d035188acf3b04968543172709a4309565643b3","observation_id":"f0a1a972-4fcf-4bb4-853f-e8583aa91104","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Deep neural networks for acoustic modeling in speech recognition: The shared views of four research groups,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:3f9e7d7a50d3f8fce033926a295e4f7eac9047a3424e143a21967ac51104b02f","observation_id":"342b086c-e9b5-484c-aef3-8ee9afe53f22","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Quantifying the knowledge in a DNN to explain knowledge distillation for classification,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:5073598134c086f48b695558be964ee23b882d1fb83e7e2fb410cf91e2c40376","observation_id":"0ccf26ce-f28e-41fe-aaf5-cea5b197954f","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 28-nm 64-kb 31.6-TFLOPS/W digital-domain floating-point-computing-unit and double-bit 6T-SRAM computing-in-memory macro for floating-point CNNs,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:c10682da0dff6e1fd2ca5b6d1405627081029d6eb0ec030addf6c16c9a5dee20","observation_id":"216c2418-6780-4b18-a848-7172afe40b9b","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 28-nm 50.1-TOPS/W P-8T SRAM compute-in-memory macro design with BL charge-sharing-based in- SRAM DAC/ADC operations,","venue":null,"work_id":null,"year":1926},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:d23ee8e11335e8882b4485ff9c86075056c824c6ed8a321728501d4163597911","observation_id":"c04d7614-aa77-47e5-924c-9e8dcaea5334","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:512770bde98f8d943e2ef48c5c7a214bc0198e36c3b8ad3bdb457b4b215360c1","observation_id":"48b22e30-1b91-4316-9212-c3aaf4f29fd0","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Efficient nonlinear function ap- proximation in analog resistive crossbars for recurrent neural networks,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:409bb1cc74bbbf4b314b0ec0956b2f3d9a23e128ca1b08108dbaf43fa71224e0","observation_id":"eaf3d788-d76f-4468-a14a-98d5bf28c46b","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 2941-TOPS/W charge-domain 10T SRAM compute-in-memory for ternary neural network,","venue":null,"work_id":null,"year":2085},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:90d4ebf524456f8497ea37bdc80058d259b5d7790fd6b0643b081032684e52bc","observation_id":"db6cecee-4386-4b0e-9520-184f0a926619","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"34.3 a 22nm 64kb lightning-like hybrid computing-in-memory macro with a compressed adder tree and analog- storage quantizers for transformer and cnns,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:931d4eccaa11d01ace5a63fd52df6e52580c7a71bf38461df7c44c53cd10da85","observation_id":"41e77122-1914-438f-b45d-a27f903a37ab","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 22 nm 10.03-237.99 TOPS/W time-digital-hybrid SRAM compute-in-memory AI accelerator for GNN edge device applications,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:83308388445d9567cd4e339b447f9bacea3e68d7591712ccabdb8f4406e551c0","observation_id":"15713075-2d8f-4e2e-a38c-f5f054c2ff23","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A twin-8T SRAM computation-in- memory unit-macro for multibit CNN-based AI edge processors,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:b1546d17eb473d249f85ee3364a0be11d14f0cb496eace659a6c951a7ac94886","observation_id":"04b4d926-1709-4052-8bbf-8056f3315cc1","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 33.6–136.2-TOPS/W Nonlinear Analog Computing-in-Memory Macro for Multi-Bit LSTM Accelerator in 65-nm CMOS,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:7d58381f8d2c49e917b3dc92973a8b1b4cd537af3d7ab1d26ec600fee354811f","observation_id":"9c40125a-6477-4505-85f1-e26e4ba9fa2c","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"An overview of computing-in-memory circuits with DRAM and NVM,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:b6a538978a42b4f93e5aead3edf2d9aea44c83efb916e822194a2eb86f3b38e7","observation_id":"3530da20-4602-4ad4-8bb4-bf8d7e7eebd9","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"In-memory computation of a machine-learning classifier in a standard 6T SRAM array,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:1bb965c0139d378add79319920d2e926e51672a9530c98f8a538a6b6b3cea21a","observation_id":"116da3a3-9793-48ad-9162-d4393a7af9bb","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Macc-sram: A multistep accumu- lation capacitor-coupling in-memory computing sram macro for deep convolutional neural networks,","venue":null,"work_id":null,"year":1938},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:a367dc6ab612a7763b8bf22a9024e4b5b6d7e0136962a1bcd8933cf82d25cf2a","observation_id":"65699fea-0a94-4998-8041-79fd379813c4","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"a 65nm 3T dynamic analog RAM- based computing-in-memory macro and CNN accelerator with retention enhancement, adaptive analog sparsity and 44TOPS/W system energy efficiency,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:20c49d7ede709b76af09f99938f41d48d8ab0f56101e094aac964b7d333f2543","observation_id":"d411a8d8-3c43-4d09-b00f-f1622911e1a4","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"An overview of processing-in-memory circuits for artificial intelligence and machine learning,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:1223226779acb12131f797e3fe73e336a6f55c6f85ab3f51d1d5fa4989d06f78","observation_id":"a8075845-ec47-400b-8d80-4da5df64edb0","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"SRAM-based in-memory computing macro featuring voltage-mode accumulator and row-by-row ADC for processing neural networks,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:0618ae8553923c2089c910ed5e37b17a484eaba346f4fa99486549fa82a1521e","observation_id":"a1890eec-f24a-49f6-934c-4432e2287d58","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 64-tile 2.4- Mb in-memory-computing CNN accelerator employing charge-domain compute,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:fe6ba62bd4a75582501d35c793f53dc0e685b35f402911e0807096ba19be4757","observation_id":"8291ae2d-625c-43e5-a1d3-69783db868a9","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 65-nm 8T SRAM compute-in-memory macro with column ADCs for processing neural networks,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:06e79a02677f27c596383b88a13a1d5f6836e8a9ab0e18c38f879f6d511b7699","observation_id":"5b72d992-eec7-40e9-84d6-42f378d056c7","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Neuro-CIM: ADC-less neuromorphic computing-in-memory processor with operation gating/stopping and digital–analog networks,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:3ef2478922876eb95fbbeb28d082f699b02aa7d053ad080877c7c9e8de020eaa","observation_id":"e4ca5b99-d332-4e94-ae51-2699639c280c","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"High Energy-efficiency and Low latency In-Memory Computing using Analog Accumulator and In-Memory ADC with shared References,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:a2619d84cce5914db0b90e3cbf064ae965060659e36fe64a79ab56008cf04926","observation_id":"77d2066a-f9b4-4dd9-85e5-1da22142972f","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 1-16b reconfig- urable 80Kb 7T SRAM-based digital near-memory computing macro for processing neural networks,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:df66f991316e0f37e074f331a5db2084f86057c4d37e49af0735b31f697ae0f6","observation_id":"0d51e95a-0f14-4305-bfb0-574d8029086e","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"SRAM with In-Memory Inference and 90% Bitline Activity Reduction for Always-On Sensing with 109 TOPS/mm 2 and 749-1,459 TOPS/W in 28nm,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:fe5a2e6c79a8b443eb76f3e42481af0d933495ae5c7baa1651d1af0e8295dd4b","observation_id":"665f63bf-9c9f-44ba-8e24-b26da0fe9ad7","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Process-Variation-Aware In-Memory Computation With Improved Linearity Using On-Chip Configurable Current-Steering Thermometric DAC,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:a7773f2410c5ad40b1e9fb09cfe997245e63593d339a74279ee1c75367ebbf52","observation_id":"1448454a-c74f-4b4c-a498-d7c1ec45e003","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Impact of aging and process variability on SRAM-based in-memory computing architectures,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:94b4a4834af8559d9c8dbcaf0b3ced45aeeb861e4dd8f3c54f9f65750785d072","observation_id":"ea1213ee-4d02-472b-a2a8-d825d66e9273","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A Dual 7T SRAM-Based Zero-Skipping Compute-In-Memory Macro With 1-6b Binary Searching ADCs for Processing Quantized Neural Networks,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:8390d95ddd29af44ea8832fedf28368f48bcce3e3f9d7034b904c6a81b37b976","observation_id":"80185a82-30d6-4779-a4f5-534999b7bb50","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"34.9 a flash-SRAM-ADC-fused plastic computing-in- memory macro for learning in neural networks in a standard 14nm FinFET process,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:f7f457fb890245fcbbd99c7268cc778691cf7029b2cc6ad0c9183bf7e11fe104","observation_id":"3af03a61-95fa-4b0f-820a-c88fda563e37","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Topkima-Former: Low-Energy, Low-Latency Inference for Transformers Using Top-k In-Memory ADC,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:6c6fe4ae7b9d1ec9d8de173115a9a4cccd8ef4bb83fe389b3de0a1eb7428bb27","observation_id":"3ef77791-f5f5-4724-8fa5-72efd39ee86d","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Hybrid SRAM/ROM Compute-in-Memory Architecture for High Task-Level Energy Efficiency in Transformer Models With 8928-kb/mm 2 Density in 28nm CMOS,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:4403ae3d05f5d706eb3d27531137525d7b31a51a424c5547f4862760545a9ba8","observation_id":"b3db8f37-c25a-4adf-88ea-da45cf7590bc","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Cramming More Weight Data Onto Compute-in-Memory Macros for High Task-Level Energy Efficiency Using Custom ROM With 3984-kb/mm 2 Density in 65-nm CMOS,","venue":null,"work_id":null,"year":1912},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:234a0eca51fe4683732ac5b52269d8b160ad967175b2fa3efb54ede170a8c456","observation_id":"b0f49539-9d14-4d94-a01d-781262f02995","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A charge domain SRAM compute-in-memory macro with C-2C ladder- based 8-bit MAC unit in 22-nm FinFET process for edge inference,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:e1a21a77e46ddd5aa644b9b5b70be0ef96d2d3aa455d09b5cc13c79b0c9d034d","observation_id":"0e1bff73-55e9-48ef-88f4-f814f7742090","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"In-memory computing in emerging memory technologies for machine learning: An overview,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:af4956b84b4b7ea46ad7c2816095385ca8a296273fb575093c7754a56b935aa9","observation_id":"cc1c5ca9-84fc-4ab0-8230-ac087e53a43d","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A charge-sharing based 8T SRAM In-Memory Computing for edge DNN acceleration,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:9e9dd561ba2426d7e70a50854d613ef77f08503e02844b8efa71f26df37f91b9","observation_id":"493aaeab-2a15-4c08-b98d-09f367002f94","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"C3SRAM: An in-memory- computing SRAM macro based on robust capacitive coupling computing mechanism,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:758a4cbbf292b9f27714e6a02b347148c00d7b99ca569b1c3aa16fd50f887448","observation_id":"a1af6935-c083-4c78-a84e-e1ce070bbf06","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Cadc: Crossbar- aware dendritic convolution for efficient in-memory computing,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:a8eded2b4c43c4c550894c3686876982425fc24a7cc933046143ae1c4126baf3","observation_id":"efb0927a-1f94-4278-96d7-5bd0818751f3","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 351 TOPS/W and 372.4 GOPS compute-in-memory SRAM macro in 7nm FinFET CMOS for machine- learning applications,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:c66f1e3bd6b744321f37ad734f25fd74ca5839877eefd487cb2cdcb587d6ae85","observation_id":"dc249891-2892-4623-93a5-c6e012d0e3ae","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 42 pJ/decision 3.12 TOPS/W robust in-memory machine learning classifier with on-chip training,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:e68e18248a424ac331a771566e3732d2dfa1969ed63409b30be0de1a348c03f5","observation_id":"f06064d4-4dae-471e-b842-a5d37aaee95e","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Challenges and trends of SRAM-based computing-in-memory for AI edge devices,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:ec13351de71b126d23e1fb6de394cff2377d2a9098fb94611afd1c3d558b67c7","observation_id":"ddd1bbd5-2888-4f58-a46c-50ebf4ea9200","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1605.04711","last_updated":"2022-11-20T14:21:55Z","snapshot_observed_at":"2026-07-06T04:56:23.954139Z","submitted_at":"2016-05-16T10:21:25Z","title":"Ternary Weight Networks","version":3},"cited_work":{"arxiv_id":"1605.04711","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"1605.04711","snapshot_observed_at":"2026-07-04T13:19:50.534492Z","title":"Ternary weight networks","venue":null,"work_id":"0648c619-efa7-4e61-891b-d0706e11f803","year":2016},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"cited_paper":"/paper/1605.04711","citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:ad6e13574cffff561c38b27d2392fd2ade8807fb6894b0d0cefed2008e7608a6","observation_id":"6eb432b6-0f07-4425-a3bb-56cf0e52f4e9","resolution":{"observed_at":"2026-06-28T20:52:37.885224Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Mitigating methodology of hardware non-ideal characteristics for non-volatile memory based neural networks,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:6598d0669b959aa027d796fa4a6ccf042acefdbc2855c441a5b2a593af1dfbaa","observation_id":"dad2b268-2ea9-4d40-87c3-601e8f5ea607","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"XNOR-SRAM: In-memory computing SRAM macro for binary/ternary deep neural networks,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:152a92d2d797b62478a686409b3dd185b2a3e24fe08caa90e67dac86773e498f","observation_id":"f8ae502f-4fbf-4dfd-8eef-decdf72eddd7","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A backpropagation with gradient accumulation algorithm capable of tolerating memristor non-idealities for training memristive neural networks,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:69ae6407f9c820de5e879f3098b8957decadfda190f960fd1400c0a72dfd0f24","observation_id":"48e5f078-8ff5-4c57-aaae-1249a0a480df","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"E and Holberg, D.,CMOS Analog Circuit Design","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:cbb552d57e161ef020a331091feed3b8e21792a620931dcf0f9336d5ee73b595","observation_id":"902cec34-d4bf-45e1-b4e6-02ff7918ba0b","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Pseudo asynchronous level crossing ADC for ECG signal acquisition,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:95dc954c098b8a71e0c72db9032f5ea150e82a8656ad9578d1544522b7da32be","observation_id":"042aaa99-5ff7-41d3-be86-87efcf81e3e2","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Graph attention networks,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:e12c1e30282e8b5a20c36c587c894de070ef8189aecbbe970d5f163ac18767c3","observation_id":"cbd20d15-9f71-4877-8216-f2143ff88ec0","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 40nm analog-input ADC- free compute-in-memory RRAM macro with pulse-width modulation between sub-arrays,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:800c609c1d2ea1c48ebc2ff396f5bf523bf6e1665a724a054e40f2c8c64b83e4","observation_id":"3dcea7d0-af9d-44c8-8618-c4c780956eef","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2010.11929","last_updated":"2021-06-03T13:08:56Z","snapshot_observed_at":"2026-08-10T01:12:16.468283Z","submitted_at":"2020-10-22T17:55:59Z","title":"An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale","version":2},"cited_work":{"arxiv_id":"2010.11929","doi":"10.1175/jcli-d-22-0357.1","metadata_source":"pith","pith_arxiv_id":"2010.11929","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale","venue":"cs.CV","work_id":"e96730e3-129b-4db6-b981-15ab7932e297","year":2020},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"cited_paper":"/paper/2010.11929","citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:5a1862486e028aee93db4ed9b892213d9f7af86bcdc05321729ff11f733ec650","observation_id":"468a890c-91a8-4086-ad76-18181fb9c537","resolution":{"observed_at":"2026-06-28T20:52:37.887690Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Rethinking the inception architecture for computer vision,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:e7aa833d71ebc4825d0742dbf2ded0bd1fdc042695575944804206e66a07fb17","observation_id":"0903a7d9-14af-4f7b-ac5e-9441b1dffc5d","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"Benchmarking monolithic 3D integration for compute-in- memory accelerators: overcoming ADC bottlenecks and maintaining scalability to 7nm or beyond,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:aab72b4fc277aa7948fca1aa378a09d2ee8a80d1136e568e2f6bffd8e273f777","observation_id":"a205d5e3-9f0c-476b-ad5b-88ba1d65c7c0","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"ENNA: An efficient neural network accelerator design based on ADC-free compute-in-memory subarrays,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:a3102d21ad5b140fadf419ef43f1302f0d3a7edeb0bef168bd5eda12f9d2a4d1","observation_id":"b2fd02ab-5e83-4894-9160-4f274b42ba13","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"NeuC-CIM: A 1.3 pJ/SOP Neuromorphic Charge-Domain Compute-in-Memory Macro for Spiking Neural Net- work,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:5dd50c04bd30be39c5aa98ca1c4e4581f09b72d5d29066b1e49e279d7cfd334b","observation_id":"4a1d1881-882e-4da9-8a55-aeb766c76589","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 5.1 pJ/neuron 127.3 us/inference RNN- based speech recognition processor using 16 computing-in-memory SRAM macros in 65nm CMOS,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:987029fabcd93fbb80c73b12b08d64b341a3d707294d60442313a84ca65360ec","observation_id":"69e218bc-da88-4b44-bfc8-d672461d913e","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"DNN+ NeuroSim V2. 0: An end-to-end benchmarking framework for compute-in-memory accelerators for on-chip training,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:d1a90bbe452e0c616d6f6d40ac54582dc8f54a71a9369d1695c137d851a84e49","observation_id":"ccc498e6-703d-4a5b-9d5d-efbc1ccec414","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:1844c598c4e315e807652302a6e3e569990f21a153384dcf516c84dbec8ca1c9","observation_id":"134a50a0-2a09-40a1-9ef9-ae31dd668689","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"PUMA: A programmable ultra-efficient memristor-based accelerator for machine learning inference,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:8cecdc03db8e6d2d8748bb926a67f7c1e7301349e747f0a90ad14c7a36b008d0","observation_id":"473489f5-e085-425c-bc11-807c8938a216","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"FPSA: A full system stack solution for reconfigurable ReRAM- based NN accelerator architecture,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:6e6e4ec6c60f4f303bcae3ab272056344bca00091139cd24aa3c2b9a7a58fa0e","observation_id":"649b1d39-4d05-4091-aeb3-9335b52dc108","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T20:44:49.356774Z","title":"A 40-nm MLC-RRAM compute-in-memory macro with sparsity control, on-chip write-verify, and temperature-independent ADC references,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-06-28T20:44:49.356774Z"},"links":{"citing_paper":"/paper/2605.30814"},"observation_digest":"sha256:968f0ab8255fdc4978d0739a4b4dc3e72393ce1a1fa5fba77c89277401ca88de","observation_id":"01cef271-6f95-4c2e-b23a-78a6871ba999","resolution":{"observed_at":"2026-06-28T20:44:49.356774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2605.30814","last_updated":"2026-05-29T04:05:46Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T05:01:44.076167Z","submitted_at":"2026-05-29T04:05:46Z","title":"A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator"},"reference_resolution":{"displayed":58,"state_counts":{"malformed_identifier":1,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":55,"verified_exact":2,"verified_fuzzy":0},"total_outbound_references":58},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"thesis":"As of 12 August 2026, this Paper Citation Record lists 58 of 58 outbound references and 0 inbound Pith citation observations for arXiv:2605.30814."}