{"as_of":"2026-08-11T11:21:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:88445f2ec2925b367da0a30bc9c7f8fa2e7ba217c677cdb206f32acf5c0410da","coverage":[{"denominator":64,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":64,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-28T18:32:33.189475Z","state":"measured"},{"denominator":64,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":64,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-11T06:34:44.6726+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2606.00486/citation-record","integrity":"/paper/2606.00486/integrity","json":"/paper/2606.00486/citation-record.json","paper":"/paper/2606.00486"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:cf4aad0192b2a4a6567bd5877ba9ee9d48457e431d3d0cb0d3a5286572224515","observation_id":"89ee11a4-9430-4915-9d20-fffae090e6be","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2208.11174","last_updated":"2022-08-23T20:02:42Z","snapshot_observed_at":"2026-07-06T13:44:48.609196Z","submitted_at":"2022-08-23T20:02:42Z","title":"Demystifying the Nvidia Ampere Architecture through Microbenchmarking and Instruction-level Analysis","version":1},"cited_work":{"arxiv_id":"2208.11174","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2208.11174","snapshot_observed_at":"2026-06-28T20:32:37.991874Z","title":"Demystifying the Nvidia Ampere architecture through microbenchmarking and instruction-level analysis,","venue":null,"work_id":"baf5b515-87d0-4679-a2fa-a7cf62ffa11b","year":2022},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"cited_paper":"/paper/2208.11174","citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:57a0522f8956be5b3be2aa50a99cca9d1ebfbe93f3459208b60f287837a52e84","observation_id":"0e8a28ad-273f-4be0-beee-ec0f50889c3e","resolution":{"observed_at":"2026-06-28T20:32:37.993466Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"AMD64 architecture programmer’s manual,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:5f30a54bcd6fef60a4ec3da1f45deb9e3dbc57640ae9b0d32e6b05328e00a862","observation_id":"35b35653-ea85-4049-a3f8-fe4b1c163121","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Mosaic: A GPU memory manager with application-transparent support for multiple page sizes,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:f4149bdb8acd3c11d8e5763b093d45c3242c231966589d0b57886d3b74a3c43d","observation_id":"eda575c7-9579-46a2-aeef-785193f24f03","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"MASK: Redesigning the GPU memory hierarchy to support multi-application concurrency,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:666b0cb6baa3c3d6fcc84fb5eecac5e52eb31d4685cb2d3048fcb5ea92f834fe","observation_id":"376eeef9-8de5-4ae5-bc5e-52f6b3df3993","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Analyzing CUDA workloads using a detailed GPU simulator,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:760168f0f7df93b6cf6945ae17e7ba5b05ce51511bc059b39ff6cce8808beffc","observation_id":"a950b27a-0855-4a22-a843-3f6a233affda","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Translation caching: Skip, don’t walk (the page table),","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:550fe177511d2e50bc3ffeed60581ee37f6e81d2eaecd051f910fdab36604dd1","observation_id":"d9bbff2a-b7b6-411e-a2f7-491bf7211e80","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"SpecTLB: A mechanism for speculative address translation,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:4465a51019cd9455a28236767e2d0c9d0732372efaeaa776cd1d3702af7c1cad","observation_id":"88b1a907-f289-42d7-8647-2f80031063d6","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Griffin: Hardware-software support for efficient page migration in multi-GPU systems,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:2c0bc377937f38b544b07452ad217b9cf26802811cb64ad7ca1eaaec678dcffb","observation_id":"17d33abb-17d7-47ae-aa54-f519f4b695ad","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Valkyrie: Leveraging inter- TLB locality to enhance GPU performance,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:da27d342efd353f93363bf0d91bf8ac86138d53909053960fcbba61a4916c179","observation_id":"00c808fe-4ddc-4eb6-9b60-2fd6463792b2","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"A study of replacement algorithms for a virtual-storage computer,","venue":null,"work_id":null,"year":1966},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:692f0a6101b4335d7c66b184431324a371fea20db9d73c9a27683118a0c0e1f4","observation_id":"a71a22e6-cb6d-4a89-bb54-b71fe7a0a22e","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Large-reach memory management unit caches,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:4f19ad3800760187bdb4b2ffddf6991e3200c755f00c6aaed7690892265d9be8","observation_id":"82390177-445a-4929-b819-f1a6606bb60f","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Translation-triggered prefetching,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:9bf4587045bba1ffb6e7533c810932bc5c30fd9b1ca7f61f967fe42c54e8dbf3","observation_id":"8555f9a9-228b-4f60-957c-f01966139ded","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Shared last-level TLBs for chip multiprocessors,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:1d926643518ef00b6751eeb13e0426c558291ad7bfbd4c927d39be3854115b70","observation_id":"4efbada1-95b2-4231-b12f-df0a265d2f90","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Inter-core cooperative TLB prefetchers for chip multiprocessors,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:c35bbe1630e953928c0aaca28b6e4e62e0ff5de808e8322f2df5363b823366f2","observation_id":"c75c4564-248c-41e8-a24c-5b648b48f74c","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Space/time trade-offs in hash coding with allowable errors,","venue":null,"work_id":null,"year":1970},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:794885ccae297630c903fbeb5d6d5a80ad84ecb5c89fdcc158eb918e7cb16af2","observation_id":"4b0f08cd-d550-4972-ba01-80771055228b","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"A quantitative study of irregular programs on GPUs,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:b4f286a531576b3f117100e58ed5ca48dd50fc40dc48c7179bfc6fbafe234861","observation_id":"bce8f5e3-7e4f-458c-b222-03b48bfc2628","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Pannotia: Understanding irregular GPGPU graph applications,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:18f2a8071259524cebc0555ae39dcb2d2a32ef6a7f844b6eae50847d8e91bcda","observation_id":"58943a9a-629a-4739-a64b-07094088d017","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Rodinia: A benchmark suite for heterogeneous computing,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:85b26b4a96759126e9852ecb34b86ca735a75179c0b49aa5391207a78361ffe8","observation_id":"99eec117-ad95-45a0-b78c-fcb01de34aff","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"A performance study of general-purpose applications on graphics pro- cessors using CUDA,","venue":null,"work_id":null,"year":2008},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:3dc1485f5c293adf4c3da9ca1f699154a3660922037f1a1fe2f598078ba770cc","observation_id":"36e99102-5313-47b7-9c09-58a43d56942e","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Heliostat: Harnessing ray tracing accelerators for page table walks,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:623f11c1b660edbaf1b2cea13d7f35259cf0b80091c7e605546bb4e8e0167780","observation_id":"0fe19ce3-c5de-4467-87cf-83e6915a4edb","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Barre chord: Efficient virtual memory translation for multi-chip-module GPUs,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:0303cc32153143e304bb6fa8b2c710b848508741acca5c9f088b210dc1554649","observation_id":"5d68fd4a-036b-4b83-adff-08bef251b77b","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Interplay between hardware prefetcher and page eviction policy in CPU-GPU unified virtual memory,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:adfb02c47410501cf61284988af6a1ffb79cde976d1f2f827828bbf8a8082354","observation_id":"511ec1b5-8b5f-419c-9b25-a072fcbd01c7","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Parallel computing experiences with CUDA,","venue":null,"work_id":null,"year":2008},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:7b5ac8dcfdaad44fe34e74864fd6fb2d428f70ed84f04f075bf2170da7a97829","observation_id":"10e79e28-72cc-40c5-a479-f4f141aa28ba","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Auto-tuning a high-level language targeted to GPU codes,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:25e6e0d5a930ca2975cb33e0fd9a73d84fcf8dc4cc33f713d3b34df692aa3e9a","observation_id":"4fa001bd-0625-4a35-b0aa-07c2725cd743","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Dynamically linked MSHRs for adaptive miss handling in GPUs,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:0633217b972f4b55e51f536207b1477d1dd56e926a6db407b44829b3eacf7df1","observation_id":"606f5efb-4b36-455d-a8c0-c5f18bcd9cd2","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"R2D2: Removing redundancy utilizing linearity of address generation in GPUs,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:d49111f2b49c7b5faaaa2a1a8cf7ce2158d8b5d0dce17b6edabb98b5cc2d0741","observation_id":"75dd6714-561b-4960-950c-a9aa464f7381","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"LATPC: Locality-aware TLB prefetching and MSHR compression,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:b10575a2a56fb6b2076f427fa09242a8e2847290d50a47f28cbe1d3f7b784c8d","observation_id":"223cf113-b97d-4f47-af7b-e410007404b1","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Evaluating associativity in CPU caches,","venue":null,"work_id":null,"year":1989},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:ac8e0c718593c89fd2f3df781c8a54e8d27209cafeb1e1209832396a310e4ff9","observation_id":"f99c952c-b66f-4848-8d1e-511d00052961","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Intel® 64 and IA-32 architectures software devel- oper’s manual,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:ed0ad37cb385166553a909fb46318665f85ddb4538bd82006fb8fbd3e3001a69","observation_id":"aed7e8ec-8359-4286-b3e5-b1e2e2178ad5","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Back to the future: Leveraging Belady’s algorithm for improved cache replacement,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:ef4a15dca2a33de007cdfdba0d6cc25f75420745539f6796fd839131629268bd","observation_id":"7406a22a-d269-447e-9209-c43a28f0a3bc","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"High performance cache replacement using re-reference interval prediction (RRIP),","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:a52232d6773ae70262554cffd13d45863d44d23537eb41f8e437c976e27ba1ca","observation_id":"5a382347-3db6-40c0-89bd-cfa9dd166570","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers,","venue":null,"work_id":null,"year":1990},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:0af686eda275637f426172b33c1cf3a5458cd6678693d0283d1c2b3eb8d2b3e4","observation_id":"ba851d3b-8df9-46c0-b056-864924269bc1","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Going the distance for TLB prefetching: An application-driven study,","venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:3d64c6b73a48b23a6bcef1c27c7f790c86ad048a948522f92b6863ccab6adb13","observation_id":"daf715f3-1971-4abe-add3-94492cf214cf","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Redundant memory mappings for fast access to large memories,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:3e5fe7b23ea7bf3f693f59bf6737aca7a1ee1ebdc4fe0e9934b868b571e86479","observation_id":"5c82201a-04dd-466d-9140-2e71ed64a157","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Accel-Sim: An extensible simulation framework for validated GPU modeling,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:adf6a4477429543beb150bb152323ceb2acc44342626146e543abec67ab191ed","observation_id":"969869a5-0077-44f0-bb46-c916810f5e5d","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Sampling dead block prediction for last-level caches,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:797f9ce53c47fc8cadae4bb9ee02ff0aeebaf39d12743bef34eca3a766db0442","observation_id":"0a6d8cba-5dce-422a-983b-7c7fb997a0aa","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Batch-aware unified memory management in GPUs for irregular workloads,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:36f815bcb6d6391d11a9f06eb6fbc80c0ffb5e0d1a0381d2bda51e36c69037ed","observation_id":"9fd6bc29-d401-4408-b8fd-c63eed66afa3","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"CTA-aware prefetching and scheduling for GPU,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:a082ecc1a58f357b45a8e0b7a1cb63786ba32f3df76f195103e4824a8041293d","observation_id":"e825c131-e205-448e-ad3b-1ce3015455e6","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"SnakeByte: A TLB design with adaptive and recursive page merging in GPUs,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:7471cabb40970ad43088e0f6cc04854b1c804d1195affb475102e11b3142cc06","observation_id":"3797748c-06d9-4269-89fd-f5dc84e11e86","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"STAR: Sub-entry sharing-aware TLB for multi-instance GPU,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:b92702e22cdaacca9a2a6a3c6fd98f5facfbf1edf4ea68bdf510b9352a351108","observation_id":"e6da22bb-f5de-4236-8087-eb23582bdc59","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Trans-FW: Short circuiting page table walk in multi-GPU systems via remote forwarding,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:4f15de8cebf83da554fcd7a6671a490172b5452f7648d1f3875192ff8064ae0e","observation_id":"cf85498a-1163-496a-ba15-ac69c1dc794a","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Improving address translation in multi-GPUs via sharing and spilling aware TLB design,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:18fc60a303bce02fb5598cb24f263e58915408adbe59a568b5350741de04d7e9","observation_id":"6988e0b4-3741-4c54-8999-37387667993c","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Virtual address translation via learned page table indexes,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:edafb65e5a0c6d3ce2d8f9c87563e0d2bfbe00c58c700f57b2abc0fa32b78009","observation_id":"4a483165-5cb0-4af4-b08c-2eda22d94a7f","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Prefetched address translation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:b6409add914f562f5a51fcfed025403c49f57f479696dbdc6ad666f526b3e5d2","observation_id":"de60b653-cc2d-4bc5-868a-fe4a6654d626","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Evaluation techniques for storage hierarchies,","venue":null,"work_id":null,"year":1970},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:b1074a4008e8e0d3ffe65b9e4046c8e4dcaa5ef97d86d1bb42f3cee8d2429c81","observation_id":"db29bf4f-c3d2-4a64-ba5a-2dbca55325f2","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Dead page and dead block predictors: Cleaning TLBs and caches together,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:c2f19d4664bdb5e633d5e44624526543739cef299be8d761a11a79dc57768670","observation_id":"7e4b3adc-3601-4204-b7d2-0251682ba155","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Snake: A variable-length chain-based prefetching for GPUs,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:a5b5b98ed26d69e9040671b59d729163da3c4f664e06dc7cb071758e4f9bd6c9","observation_id":"f54aeb10-99b7-459b-b301-56c4748bcbc8","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"NVIDIA GeForce RTX 3070 family,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:72b1517e99ccd6ce3e685c312c7b6cc6d636ae83918ac0b7a0f31293862d53e9","observation_id":"83c74e2c-6da0-4e3d-86a9-08c3d5999c2f","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"NVIDIA ampere GA102 GPU architecture whitepaper,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:6c1deb06ac8b329e0d6e80ab1e67964e49775ef660d759abd4b708ad6d9a18d3","observation_id":"5502740c-c66e-48b2-be50-30be8c56c7eb","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Systems and methods for coalescing memory accesses of parallel threads,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:6d6fd2ccd4b61263b86d1848de07ff4e03cd11003935f3a456f78bf59a7de550","observation_id":"80d6fa43-9073-4be6-8772-a6f70f7010c4","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Hybrid TLB coalesc- ing: Improving TLB translation coverage under diverse fragmented memory allocations,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:07c9121f86d47547218eed56a5cfcfed1176a84a3dcd7c355c75192b50ba9a18","observation_id":"3cfc1e61-2ac0-461e-83cb-82d0afc4ea91","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"A case for speculative address translation with rapid validation for GPUs,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:769aaaf2f4ac1eff9e511b417029e060cb44885b37a62a04daf93d39907be6d6","observation_id":"8c563249-070d-4ff8-87a0-c6c606a65dbd","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Increasing TLB reach by exploiting clustering in page translations,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:083ad59cb0d838fd3ff9bf21be89e19178b6e99e71e8d1780e7d11bb678edbff","observation_id":"b0e08c2b-7dfd-4989-a879-052ba52cbf54","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"CoLT: Coalesced large-reach TLBs,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:38acfbab8cccc6816ea6a8674a7aa09a85cf68b875fce195cdac0c70cb967a56","observation_id":"266a1080-7499-41c0-9ae8-47f53b564a7e","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Architectural support for address translation on GPUs: Designing memory management units for CPU/GPUs with unified address spaces,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:dad2e2d0b95193992c051b22c5d240648c90ad1857475853d5c7601fe920a189","observation_id":"3d47449b-7aea-495d-8b34-bbbc6ba4c731","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Supporting x86-64 address translation for 100s of GPU lanes,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:e9ea9e7959c722f05e0790855199c8203d1b59407f022a2fa6c7a7d4d51b645c","observation_id":"b01f8f90-92a7-4bef-a7c2-01b9dd0dd75d","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"A case for MLP-aware cache replacement,","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:db73f8ca47ab82ff5a17607b3497d5cb22db83a9c969e5fa55f98b7a1069c405","observation_id":"7d46a917-5320-4e10-ae28-418408b6f5ac","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"The evicted- address filter: A unified mechanism to address both cache pollution and thrashing,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:2b0a3740b6420777eb6cc4bd67eeda25c3a1b8892f30acb5152ee0808da404eb","observation_id":"48b96bc3-8bd4-4470-9596-173e8f888a23","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Scheduling page table walks for irregular GPU applications,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:ff52f679ebc71fc4f3ff9da5e34d16d29c473fc5387e92abdf9395abe520f45d","observation_id":"f1d03634-5091-4bf5-a61d-8bfd7ce09144","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Elastic cuckoo page tables: Rethinking virtual memory translation for parallelism,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:da2805ad5efe0835149037460e66c4fc1a8705ca119fd17478ae51bad0070c18","observation_id":"e4f9d10f-2a99-46f8-aa04-9e1e8b288494","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:5647a7241b79f57379ae13b4894fdb2784bd36658ae1662b1f70a82473255027","observation_id":"b91b11ee-47fd-4537-9424-1f174526652c","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"OASIS: Object-aware page management for multi-GPU systems,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:0db2bb8192623b2d43057bdd0a5ef4fb2ef67fcac5c018d9eaf293a6b8aeab83","observation_id":"87cec520-e60a-4952-a2ba-361b6d09cfb6","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T18:32:33.189475Z","title":"Translation ranger: Operating system support for contiguity-aware TLBs,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures","version":2},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-06-28T18:32:33.189475Z"},"links":{"citing_paper":"/paper/2606.00486"},"observation_digest":"sha256:2ec8876b0e6a9e0a8f88a094d9d8f0715dc69bff233468910f74da4fc082497e","observation_id":"8425bb34-7113-4947-a241-da57030258a8","resolution":{"observed_at":"2026-06-28T18:32:33.189475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2606.00486","last_updated":"2026-06-02T04:36:50Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-01T21:53:30.310985Z","submitted_at":"2026-05-30T02:37:54Z","title":"Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures"},"reference_resolution":{"displayed":64,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":63,"verified_exact":1,"verified_fuzzy":0},"total_outbound_references":64},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"thesis":"As of 11 August 2026, this Paper Citation Record lists 64 of 64 outbound references and 0 inbound Pith citation observations for arXiv:2606.00486."}