{"as_of":"2026-08-15T14:11:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:84ec7d3cc8e05bb3b50a435ef2bf3ed77a9d8473d1c3222b6655857388d5f505","coverage":[{"denominator":14,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":14,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-28T12:08:37.102375Z","state":"measured"},{"denominator":14,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":14,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2606.02358/citation-record","integrity":"/paper/2606.02358/integrity","json":"/paper/2606.02358/citation-record.json","paper":"/paper/2606.02358"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:704da000e3d0be2acc7af896aed67b37ad8e396f001629fc89067b55634e0bc9","observation_id":"dc036e41-02cc-453e-a359-48d04be1c8e6","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"How to Keep Pushing ML Accelerator Performance? Know Your Rooflines!","venue":null,"work_id":null,"year":1905},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:513a2f039bee3d3d1c3ca303a02132c4334a5f7ef159c0013448ca7684d31f7d","observation_id":"1dfcbbb8-c3e4-4b86-96ee-4b0a8a4e77cd","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"DeepSpeed- Inference: Enabling Efficient In- ference of Transformer Models at Unprecedented Scale,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:18b56a33a378695a91d0fbf76b007e13ba9da31f14dbafbbe1c5285d098c090d","observation_id":"d2ad0e9b-5baa-4575-bda6-964eb515f8eb","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"AI and Memory Wall,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:6cd0bc1a0b0e2b73f3bc04238fba495b076d659a161b2ed4187b3526fa41df32","observation_id":"a6e7b030-cc29-4f1c-b61d-06b1ec69f51f","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"Shared Memory-contention-aware Con- current DNN Execution for Diversely Heterogeneous System-on-Chips,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:c77c91d70c9e9a44a021c81415f550a395b96b63aedfa93aba1d1451f0a3c46b","observation_id":"d75f9539-9321-49d6-86f0-01938d564ffb","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"Analysis and Mitigation of Shared Resource Contention on Heterogeneous Multicore: An Industrial Case Study,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:f47c3a2971f188941f2e5f70746f20d9a7c5c77d9a526f935783246a569394fd","observation_id":"0a9384fe-d136-4731-9c4b-3de38a4a4d55","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"Artificial intelligence index report 2025,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:96f6276c3f34c6bf09fd098af129c48f45c2e61da56747f6b725c19fbb86daad","observation_id":"2a178887-d583-4fed-8cb3-650bca89d905","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"Flex-SFU: Activation Function Acceleration With Nonuniform Piecewise Approximation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:e7fd86aaea73f3338e3fb4ff51d9b5fdbfa7d75e6a9d1cdcaaeb8ee09fc7ff73","observation_id":"2631e486-14ee-4dae-a3c6-5a0f3ee19821","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"ITA: An Energy-Efficient Attention and Softmax Accelerator for Quantized Transformers,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:22c272272f78a7fef11e3124ab48e7689e342a6ebbefecdcecdea9649d608585","observation_id":"e54a4271-0e0a-4da4-b29c-22c4dda42958","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"Ayaka: A Versatile Transformer Accelerator With Low- Rank Estimation and Heterogeneous Dataflow,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:cd752a5334130cd4bae9bac6ddb64a4cb0b349e88ec92b6e22c7e534d55eee2d","observation_id":"517aee99-fa0e-44e3-93a6-fa694aad4d1a","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"EV A: A 16mm2 1.54TFLOPS Tiled-Based Accelerator for Evolvable Edge Computing,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:fbb085c387abd6d54782a2564b1917aef6a506ce67dfac03e66c92836299c81c","observation_id":"a816eae9-e254-4217-a0ca-2b6593d49f02","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"A 22nm 25.08TOPS/W Multi-Task Transformer Accel- erator with Mixed Precision Structured Sparsity and Two-Stage Task- Adaptive Power Management,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:8e1f93663065a22d1d6b0c0a82ba2c8430ad2e52b9efe6735d45f0eaedc901c7","observation_id":"3864d56f-22a3-44a7-af6e-caf52b65bb19","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"TinyVers: A 0.8-17 TOPS/W, 1.7 µW-20 mW, Tiny Versatile System-on-chip with State-Retentive eMRAM for Machine Learning Inference at the Extreme Edge,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:4477c798554e553616be6b3ed20473246e044306e66e956074cfa624f9604fe3","observation_id":"6695648b-e62a-4a5b-b37e-b61ea90a8e7e","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-28T12:08:37.102375Z","title":"A 18 nm FD-SOI CMOS 6.38 mW 15 fps 8 -bit features 14.8 µJ/inference QVGA road-traffic monitoring Edge AI SoC demonstrator,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-06-28T12:08:37.102375Z"},"links":{"citing_paper":"/paper/2606.02358"},"observation_digest":"sha256:7ff2c995e8919ba392ae2048e1d5f9d5aaccff50881a1d3d64d4e5cb8bdcf935","observation_id":"64c00b3f-2e27-4d1b-bd03-083cd1bfdc3c","resolution":{"observed_at":"2026-06-28T12:08:37.102375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2606.02358","last_updated":"2026-06-01T15:06:09Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T15:06:09Z","title":"CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees"},"reference_resolution":{"displayed":14,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":14,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":14},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 15 August 2026, this Paper Citation Record lists 14 of 14 outbound references and 0 inbound Pith citation observations for arXiv:2606.02358."}