{"as_of":"2026-08-08T15:28:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:b0425b7ff299e81a161bc00e4791cdfcb6c75f3e275a3b5eb484c041724a4e77","coverage":[{"denominator":22,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":22,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-27T11:19:17.690153Z","state":"measured"},{"denominator":22,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":22,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2606.11117/citation-record","integrity":"/paper/2606.11117/integrity","json":"/paper/2606.11117/citation-record.json","paper":"/paper/2606.11117"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"Machine Learning for FPGA Electronic Design Automation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:23affede23c0fa07cf4d7a4c99744922f318a7f4e3dffc84e9a057c72e29c0ee","observation_id":"364b966f-e2e8-4411-ac9f-3e17f7b0cd8a","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"Large Language Models for Software Engineering: Survey and Open Problems,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:fed9da80f4697667325891feeada28fd58a2642be0ddd802f69b0938b3f63246","observation_id":"ab70365a-c5f7-492f-aef9-65e144a6ca46","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"LLM-AID: Leveraging Large Language Models for Rapid Domain-Specific Accelerator Development,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:c728ebe59fb8106245461c37a73363197d3d5f6097b6436df9046bbf3bab5289","observation_id":"3cf7c97c-d53c-4da3-9f3d-695898051597","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"GPT4AIGChip: Towards Next-Generation AI Accelerator Design Au- tomation via Large Language Models,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:6dac6077b3d32fbf2b2747d30bc2dec146a60306f5055b7bfa770431792d07df","observation_id":"d96f70c0-73ac-4acc-855e-6ae6923a90de","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"DLAS: A Conceptual Model for Across-Stack Deep Learning Acceleration,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:b2702e0f44eb5ef83152fc5e3d8b0ad10b4581a995dcc4fb4d11c3bb7675f654","observation_id":"de822c71-7200-4466-a2e8-3bcf5bb2f700","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Acceler- ators for Edge Inference,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:27636ef4b451d89eec3b2e1ab20b6b914e816fc758af91c6d7dbe81857d164fd","observation_id":"4dbad033-5764-4bcf-a284-035e75e56d0d","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"SECDA- TFLite: A toolkit for efficient development of FPGA-based DNN accelerators for edge inference,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:1e8530a3dfb6e1389b7465d58e14ba941afab556455f145636405df95204fae5","observation_id":"ecd90366-7c16-47fe-b611-55e4430ca7b2","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.00462","last_updated":"2024-08-01T11:06:05Z","snapshot_observed_at":"2026-07-06T18:55:32.910650Z","submitted_at":"2024-08-01T11:06:05Z","title":"Designing Efficient LLM Accelerators for Edge Devices","version":1},"cited_work":{"arxiv_id":"2408.00462","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2408.00462","snapshot_observed_at":"2026-07-03T07:57:45.331533Z","title":"Designing Efficient LLM Accelerators for Edge Devices,","venue":null,"work_id":"6776ef6b-da9a-4b2c-89c5-8c96458c3141","year":2024},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"cited_paper":"/paper/2408.00462","citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:ab0d4285e866ff64fcc3e219dd7429b19496d7ddbce718c5b0d2a1eb78d75fca","observation_id":"5fe6a0a6-868d-454e-ba2c-66055475dd6f","resolution":{"observed_at":"2026-07-03T07:57:45.332969Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"Large Language Models for Software Engineering: A Systematic Literature Review,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:1ea385da477fef1839a2c1d7015714b598463d229e311b9fb0f1c56cece998e5","observation_id":"b01b0152-0881-4c2f-b7a4-49ab3ea09257","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"LoRA: Low-Rank Adaptation of Large Language Models,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:93fcb8f2a75cd818f90a55f3a56ce19b0c880c62e0dc777b460913ef23972ad2","observation_id":"891952e2-4dea-4b48-a986-5e45d0cf39a4","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-07T15:56:41.394966Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"cited_work":{"arxiv_id":"2505.13461","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.13461","snapshot_observed_at":"2026-07-03T07:57:45.322556Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review,","venue":null,"work_id":"bddc1669-7e13-411a-915e-d4b4f3dcd87f","year":2025},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"cited_paper":"/paper/2505.13461","citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:8416d667f88081b3406d6bea46d90a6c0d53230a12143ed686b5aeb942893d06","observation_id":"a523ba3a-c8d5-421c-a535-c6b047ca22cd","resolution":{"observed_at":"2026-07-03T07:57:45.324084Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"cited_work":{"arxiv_id":"2505.22086","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.22086","snapshot_observed_at":"2026-07-03T07:57:45.331962Z","title":"idse: Navigating design space exploration in high-level synthesis using llms","venue":null,"work_id":"71673b63-1ed3-46c5-afad-44fb1555b5cd","year":2025},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"cited_paper":"/paper/2505.22086","citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:8e3aa89f52c65044a71e0cef52d134483787039ba695c44f54b5f0f49d052252","observation_id":"761ec280-4236-4c48-9964-dd1721814e70","resolution":{"observed_at":"2026-07-03T07:57:45.333548Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"Are LLMs Any Good for High- Level Synthesis?","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:05e2f084edaee1752363879b08233cc9bbf9aa42cfe5e1863e7bebd0dba195bf","observation_id":"d89c7cf0-6c67-4210-8dc7-0eda66b15374","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"A Survey on Neural Network Hardware Accelerators,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:94e298ed1fe11ffd582f5f2cda3be486dfefd6dd58c75ced1fad2add205240e8","observation_id":"d91d75ae-d629-434f-aa5a-8d347cbb20be","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"Ollama: Run large language models locally,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:64bd906199b72b887c954e57f3d853b6d5e0fe0a48d3e2ba2b1487c21fa6c40b","observation_id":"0361cecd-f618-4e26-9e38-64b97c686515","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"A Survey on Design Space Exploration Approaches for Approximate Computing Systems,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:3c5ce973e19923988407899b2fe583bf1d8db4e7f9ed3519eab58d82e55f76c7","observation_id":"8b4f67bb-d4da-496c-987b-bea79692949d","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.12345","last_updated":"2025-06-17T20:37:32Z","snapshot_observed_at":"2026-08-06T10:45:08.715526Z","submitted_at":"2024-01-22T20:20:48Z","title":"Distributionally Robust Receive Combining","version":3},"cited_work":{"arxiv_id":"2401.12345","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2401.12345","snapshot_observed_at":"2026-07-03T23:29:02.749536Z","title":"Exploring Variational Autoencoders for Medical Image Generation: A Comprehensive Study,","venue":null,"work_id":"eaf3de5a-c11d-4bfe-9fea-56c01ae6a23d","year":2024},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"cited_paper":"/paper/2401.12345","citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:c28d402f305e86f9d10332b4dbb70bfce0906844bd00399e2eb599029a2c8c4d","observation_id":"02bb793d-c21e-401d-ba7a-6fdabe9701e6","resolution":{"observed_at":"2026-07-03T07:57:45.327490Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"SA-DS: A Dataset for Large Language Model-Driven AI Accelerator Design Generation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:176308b1f019866047635a7fdc3e79e04f21773d6c0ab361e2f1710fb4643d07","observation_id":"2b376fd2-ed8b-4010-a8d2-2e623a83e693","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-27T11:19:17.690153Z","title":"Vivado high-level synthesis,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:611fd997c3cecfb0525060a1f4230b8e9cf98a3b0dab1fa234f0faf7e3505880","observation_id":"d6d7e34a-7853-47bf-b262-044d0b52f906","resolution":{"observed_at":"2026-06-27T11:19:17.690153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2512.23914","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-03T07:57:45.324736Z","title":"Hardware acceleration for neural networks: A comprehensive survey","venue":null,"work_id":"b4899248-5e77-4e7f-b134-00c9aac62abd","year":2025},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:a6a3c0daa2915388ad84c8e7ac468b74255fb3a902fd5ee4a2898f910fc07790","observation_id":"43597819-c5d6-4e65-9cf2-ebfd2476aa4b","resolution":{"observed_at":"2026-07-03T07:57:45.327129Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2401.02385","last_updated":"2024-06-04T02:05:30Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2024-01-04T17:54:59Z","title":"TinyLlama: An Open-Source Small Language Model","version":2},"cited_work":{"arxiv_id":"2401.02385","doi":null,"metadata_source":"pith","pith_arxiv_id":"2401.02385","snapshot_observed_at":"2026-07-09T21:16:34.311040Z","title":"TinyLlama: An Open-Source Small Language Model","venue":"cs.CL","work_id":"d2c14bfc-b868-4f6d-8b13-12bf89321d47","year":2024},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"cited_paper":"/paper/2401.02385","citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:3a793237ab95da423dc66179f4947371e62b3873d63b8b14071b52da5c755229","observation_id":"a06d3d68-b826-446b-afea-a68a91cdcb76","resolution":{"observed_at":"2026-07-03T07:57:45.336439Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2603.05904","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-04T15:09:55.562017Z","title":"arXiv:2603.05904 [cs.AR]https://arxiv.org/abs/2603","venue":null,"work_id":"0dff06b7-5322-4232-be06-e16b1d372191","year":2026},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:2999b05f89095dd9ba376e09de8608ecc94c06b07326bd9953e1eb9eac68f527","observation_id":"e079b14d-3c3b-4cc9-b177-085d6e2640ef","resolution":{"observed_at":"2026-07-03T07:57:45.335656Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA"},"reference_resolution":{"displayed":22,"state_counts":{"malformed_identifier":0,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":15,"verified_exact":6,"verified_fuzzy":0},"total_outbound_references":22},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 22 of 22 outbound references and 0 inbound Pith citation observations for arXiv:2606.11117."}