{"as_of":"2026-08-05T12:31:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:622c352bf9b02055b90c749b0eb9a146b7893a517ff34ad74aac73c9aa960013","coverage":[{"denominator":17,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":17,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-26T10:06:04.795745Z","state":"measured"},{"denominator":17,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":17,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-05T06:32:48.257954+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2606.22594/citation-record","integrity":"/paper/2606.22594/integrity","json":"/paper/2606.22594/citation-record.json","paper":"/paper/2606.22594"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:beed8bbf18b1383eb15f9461518c3a6f45f0c97af496de28dbc22dc2ed86905c","observation_id":"c4ac02ff-331d-423e-a077-4c20cd88201a","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"Similarly, for each primitive errore Z ∈f Z, PZ ◦S f(eZ) =e Z","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:4a80a53ddf4d2def45fadc294cf017eaae03e188fc64691d99ff89da9a1a96fb","observation_id":"69ca175d-5103-4c4e-bb64-4859e1d5cfc8","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"For everygX ⊂ fX,κ,S f(gX)⊂f κ","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:bdc4fb9b35da7dfa045f9b51463874cabddea85e29b9f813689ba62d8b6b0bfa","observation_id":"ece390a0-3871-4d95-9e91-84bc6c5b53af","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"For everyg Z ⊂ fZ,κ,S f(gZ)⊂f κ","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:bb8fe41a4b28f7c650c2ae9525a539837a23975b6c6ac02c09c294121e224827","observation_id":"423cb46d-1c68-4581-872a-70498d8ce870","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:b5ff09122b89a76189bdcd9329c9da3a0152655e41e2f041e97442b4c444b3e3","observation_id":"76107a6c-bc8d-498e-af1e-4f9c1546937e","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"Every error configuration inF g has a weight at leastd0|g|/2","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:c61fcadf2768d2de9dd209fea6f7b0ff8467fcf16ddac852f12b8e14713cb297","observation_id":"33d22408-0fe2-4d8f-b428-43c00d8b078a","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"Then, we can simply upper bound the size of any receptive zone byzmax","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:3b7a4a03840a1fb8e9137f0e7c99d6c0e2ea576f1cdf554a18b1f5231cb275a7","observation_id":"b80f9926-e385-4996-b573-157fe8df9ffe","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:9e4d33c5d6623b09c509cc08796befbe7c9ce9efa34b4cf447e5ad65d51222ca","observation_id":"7b866464-2010-4673-a929-e6bb1e530a49","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"Every level-1 layer has at mostd1 control qubits","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:74872a04dfec112a6ddc16abbd10bb08f152203b808f6ec71f2fb644127ca356","observation_id":"762f98bd-c4eb-407c-a36e-c67fc3ba0700","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:3ab66ed5e294ea6e5a6f52bde3fa63409ed69562ceffad8f7c1878ae26d86bb5","observation_id":"9cc90c5f-c0a7-4707-a36a-1deb3986da57","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"Every level-1 layer has at mostd 1 target qubits","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:bf9b2248139e07c77d0c10848c7dbca92f9dd9fae28a220058e49fbe8ef69b15","observation_id":"87c856de-79ee-4d36-9139-c450093bfc8d","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"We now describe the level-0 implementation of anH- transformed readout gadget","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:d67f5cd8658a18afb7a0b3f1aa3bac678e223f163831d9eaddc0004a7f0eef8b","observation_id":"e654c276-ac2a-4df6-8aa2-cbe93b3ed4c4","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:e635bb733cccb24d95eeacf186ae65475f25d4f953bae9f4e92e19922aff8957","observation_id":"234da7b5-efd7-4ef6-b335-5ef9507c3ca8","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"The level-0 implementation of anHS-transformed read- out gadget mostly follows from that of anH-transformed readout gadget","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:9746a00541e543aeb368fe602298bddb56862a12d31123f29df20276d11cdb6b","observation_id":"9dc5b2cf-7108-456b-bc49-47cda11f2e92","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"whereaandbare non-negative fitting parameters","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:38ab34d58387662e03a0be7fcb3c33d722a8ad772171349df79bf3dd0d1cc59b","observation_id":"61442910-8c78-498b-bf14-c27b7d9d6cf6","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"The HLP is run as a memory for ten level-1 SE rounds","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:664a8c55a26a2fd960cfd3efbaecf3a984ed5cbe4e595a1fb889f1a7816c2924","observation_id":"204f8486-29d6-4d4d-9fc2-ef3fa5efdd4c","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-06-26T10:06:04.795745Z","title":"We simulate only five level-1 SE rounds on the HLP, since circuit-level simulation is costly at this scale","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-06-26T10:06:04.795745Z"},"links":{"citing_paper":"/paper/2606.22594"},"observation_digest":"sha256:ce67ef7de729af6dcb1c893d249edf3e8a12c5f7013a49b8fb4cc8263ce1768d","observation_id":"0dce1932-5eed-425c-936d-ee8f73c7d606","resolution":{"observed_at":"2026-06-26T10:06:04.795745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2606.22594","last_updated":"2026-06-21T17:03:15Z","latest_version":1,"primary_category":"quant-ph","snapshot_observed_at":"2026-08-02T07:35:19.423502Z","submitted_at":"2026-06-21T17:03:15Z","title":"Hierarchical Logical Processor on the Rotated Surface Code with Shuttle Buses"},"reference_resolution":{"displayed":17,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":17,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":17},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-05T06:32:48.257954+00:00","source":"crossref"},{"observed_at":"2026-08-05T06:32:44.755628+00:00","source":"retraction_watch"}],"thesis":"As of 5 August 2026, this Paper Citation Record lists 17 of 17 outbound references and 0 inbound Pith citation observations for arXiv:2606.22594."}