{"as_of":"2026-08-08T21:26:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:53ebd57b3629807549c62fd31d806f41463d55ae341992cc30cb8866bce1f6be","coverage":[{"denominator":25,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":25,"source":"paper_references, paper_reference_links","source_observed_at":"2026-07-12T00:33:59.659330Z","state":"measured"},{"denominator":25,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":25,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.03701/citation-record","integrity":"/paper/2607.03701/integrity","json":"/paper/2607.03701/citation-record.json","paper":"/paper/2607.03701"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:5401e629e9ed8775f4cfe892b3a350a51a7a8cae3b7f8bf121a5a0b9d98e33dc","observation_id":"b44eb0f6-8021-442c-909e-f37979d9d3db","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:962c29b5a9dcb045dc2c650796b7caa6162e4dd4ef0c759f58aad21d2e85e410","observation_id":"a51ec5a2-eed5-47ee-a74b-b758fae70289","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2411.14299","last_updated":"2025-03-23T15:39:58Z","snapshot_observed_at":"2026-08-08T13:26:40.035756Z","submitted_at":"2024-11-21T16:50:11Z","title":"Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.14299","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2411.14299","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:7cfdc4459ae30ce4970dea8924761c8f76561637ebd14b5ee3481ce5e555bb2e","observation_id":"e6dd09df-965b-4f18-bd37-4f315896b3de","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:c6b0ea3d9731919a2c01ded8a0a447677042fee707c234871c41f932c0b9d770","observation_id":"9ed532ba-3161-4a59-b63f-5336c9672608","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:8491ee6b699af664dd658407a19fb28dc0453e991eee4c82312ffba16f6bad74","observation_id":"29992474-0b45-45f6-9454-216ccd3e0044","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2411.12930","last_updated":"2025-06-05T02:02:32Z","snapshot_observed_at":"2026-07-06T19:52:55.369337Z","submitted_at":"2024-11-19T23:43:25Z","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.12930","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":"Chandrakasan, and Xin Zhang","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2411.12930","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:8d91b706dfc4594a83ff30decbdfe5c88a2fbb45d32703c2d892e6d65b437c96","observation_id":"4e7f3308-ac05-4b58-95ca-fcbd30554a39","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":"Pan, and Ping Luo","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:d0d05bd7538ded684aeae96b2fc4cd262015c31e2ec90cb5002e7156a31cb77a","observation_id":"99572825-eafe-44a9-aaac-ff6df7e26cd7","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2508.02518","last_updated":"2025-08-31T04:25:48Z","snapshot_observed_at":"2026-08-06T04:59:05.515955Z","submitted_at":"2025-08-04T15:25:48Z","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2508.02518","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2508.02518","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:682830b15f88edcee9e0293b8e77b1cc1e975cb779d6cb5a2ad3da7bca6cbc36","observation_id":"8c2c97f1-8f21-413c-a54b-dfafd611c38e","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.08534","last_updated":"2024-09-13T04:46:38Z","snapshot_observed_at":"2026-08-05T14:13:04.429808Z","submitted_at":"2024-09-13T04:46:38Z","title":"AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis","version":1},"cited_work":{"arxiv_id":"2409.08534","doi":"10.1145/3676536.3697117","metadata_source":"pith","pith_arxiv_id":"2409.08534","snapshot_observed_at":"2026-08-05T02:49:54.815029Z","title":"AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis","venue":"cs.AR","work_id":"17aef5b6-3f26-48e9-9c3a-563b10a3064d","year":2024},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2409.08534","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:e7b3c48a0f5b6ce5174720eff44a47e09250ec213732f2899dda8da23bbe5bb5","observation_id":"b855a60c-f9d4-4c38-9470-6fe1fcb627b4","resolution":{"observed_at":"2026-07-12T00:38:26.353187Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-07-12T21:19:21.319852+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-12T21:19:21.319852+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:a359b5521f45f39c22d8439b6622b9d35eb33a1ff2bd700903e36d07f5f56058","observation_id":"9e94c2db-3025-451f-b100-fb78934c4741","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.00176","last_updated":"2024-04-04T20:18:57Z","snapshot_observed_at":"2026-08-07T17:08:10.002926Z","submitted_at":"2023-10-31T22:35:58Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.00176","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2311.00176","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:81b2c0be33d604fc19c633f49dd427b7a8e9ba6495408708832d3794adec039a","observation_id":"2e99f962-bd86-4a03-91f1-7c8396d4917d","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:f225da87408bb2c8833b52a3104ded8fe155a4450112ff1416fd4803adbec8a9","observation_id":"beb0c0c7-2f68-47f1-93d9-0fe7bb1a0d8d","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.18272","last_updated":"2024-07-22T20:32:16Z","snapshot_observed_at":"2026-08-02T21:40:46.566272Z","submitted_at":"2024-07-22T20:32:16Z","title":"AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.18272","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":"arXiv:2407.18272 https://arxiv.org/abs/2407.18272","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2407.18272","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:d403a71201f1825438f76a161a068f6b0442841e31940cfdc38079c38834e46e","observation_id":"859e8ef6-01e4-4fb9-bae5-d4e82717b440","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:b1136796c1382ac0976bc73a382318bfab4bc3808bfcd5e8ac08f63a2990493e","observation_id":"1505a1f7-9a4d-48ea-9107-a480813592a1","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3734523","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":null,"venue":"ACM Transactions on Design Automation of Electronic Systems","work_id":"9464f3cc-9509-41e1-a1a7-9ba559f3462b","year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:6e594a8ca0a2738f58cee744b09c74ceda2b69f2c2c341742ba76e3d8a85f5be","observation_id":"d89e14e8-bbf9-4828-b28e-76cfa0ab7d3d","resolution":{"observed_at":"2026-07-12T00:38:26.384655Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-07-12T21:19:21.858209+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-12T21:19:21.858209+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:035f7408cd715dfc4b43b212afddc7689797b6bc4653dc7294f8f7c950e3a4fe","observation_id":"78a165b9-dcb5-422a-bbf5-4ae4e2f92141","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.09045","last_updated":"2024-10-08T12:27:20Z","snapshot_observed_at":"2026-07-06T18:14:29.262608Z","submitted_at":"2024-05-15T02:46:04Z","title":"AMSNet: Netlist Dataset for AMS Circuits","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.09045","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2405.09045","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:64352c0e555a85c55364621e94f2458f94a81b9569b0da006b64ac94f142dd63","observation_id":"a90d1611-d5f7-4fa7-9370-35553e2ea0a7","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10977","last_updated":"2024-06-06T01:59:59Z","snapshot_observed_at":"2026-07-06T18:46:39.497352Z","submitted_at":"2024-06-06T01:59:59Z","title":"CIRCUITSYNTH: Leveraging Large Language Models for Circuit Topology Synthesis","version":1},"cited_work":{"arxiv_id":"2407.10977","doi":"10.1109/lad62341.2024.10691716","metadata_source":"pith","pith_arxiv_id":"2407.10977","snapshot_observed_at":"2026-08-05T02:49:54.815029Z","title":"CIRCUITSYNTH: Leveraging Large Language Models for Circuit Topology Synthesis","venue":"cs.LG","work_id":"309d9571-b03a-42ed-9d83-6639feb6e90b","year":2024},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2407.10977","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:f9e3b4a9c7dbf3cae59f9bf17f899a2ce5ac8fb25a476c09174b7e23e334cede","observation_id":"e08c49cb-d0f3-42dc-bad4-7e1afc8ea08c","resolution":{"observed_at":"2026-07-12T00:38:26.374638Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-07-12T21:19:22.695747+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-12T21:19:22.695747+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:76c7c12a9fce461b33d0ba83e3560bbfdbbea77b71edb112bfde426a734985ec","observation_id":"0464c032-76d5-4f1b-a6cd-c077b4614771","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.10204","last_updated":"2024-09-21T03:28:05Z","snapshot_observed_at":"2026-07-06T16:08:08.552117Z","submitted_at":"2023-08-20T08:32:13Z","title":"ChatEDA: A Large Language Model Powered Autonomous Agent for EDA","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.10204","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2308.10204","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:8bde37cca79cb8199d716453068d3dfa191919635e6a04eef721917e7eaae84e","observation_id":"54b98405-2c03-402e-80d8-5667b1ad562a","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3749986","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":null,"venue":"ACM Transactions on Design Automation of Electronic Systems","work_id":"312bc405-931e-428e-80a2-502674a091d1","year":2026},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:834ae087530a0b51af4ec4a44ba1dced8d61c6334f49f6b44890184317a8f726","observation_id":"8b39eaf7-5cea-4c3c-be7d-7c754c1ee3a4","resolution":{"observed_at":"2026-07-12T00:38:26.311813Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-07-12T21:19:23.257787+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-12T21:19:23.257787+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"4808.2025","doi":"10.1109/aicas64808.2025.11173131","metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":null,"venue":null,"work_id":"40a4fdd4-cafa-4eca-b4b3-3983223fc2e2","year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:a13f9ede9859b5f709c106281786a90a1e1f1130d619e2a02f066326db09d72a","observation_id":"931054ff-cbca-47f2-b35a-d022a384d46d","resolution":{"observed_at":"2026-07-12T00:38:26.318512Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-07-12T21:19:23.498204+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-12T21:19:23.498204+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.18770","last_updated":"2025-04-03T17:40:58Z","snapshot_observed_at":"2026-07-06T18:37:39.282367Z","submitted_at":"2024-06-26T21:42:50Z","title":"ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Models","version":2},"cited_work":{"arxiv_id":"2406.18770","doi":"10.1145/3676536.3676816","metadata_source":"pith","pith_arxiv_id":"2406.18770","snapshot_observed_at":"2026-08-05T02:49:54.815029Z","title":"ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Models","venue":"cs.LG","work_id":"1505e3d2-7142-41f4-b439-6a133150cdac","year":2024},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2406.18770","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:619887a8281557e5b2bb3f3764d6e4f783a2e8f010fa12d778983bb4b4981586","observation_id":"565e45a5-2741-42e1-98c4-6bd98e32389a","resolution":{"observed_at":"2026-07-12T00:38:26.341759Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-07-12T21:19:23.762037+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-12T21:19:23.762037+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2602.02849","last_updated":"2026-05-28T15:39:01Z","snapshot_observed_at":"2026-08-03T05:17:17.121511Z","submitted_at":"2026-02-02T21:51:55Z","title":"AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2602.02849","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2602.02849","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:cea3e2f77b693c51db80e396f2ae0a7fa335936adbf530cced617b485f793dd1","observation_id":"3529ff12-567d-449c-a33f-a65c4646cbd9","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-01T17:04:16.114170Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.19824","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2412.19824","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:dcdc0340d092177d403fcdba537d2b906ba86af20361ac50419b49ea430ac824","observation_id":"49b170ab-07bd-4bf8-843d-a9f682929ebe","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows"},"reference_resolution":{"displayed":25,"state_counts":{"malformed_identifier":3,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":16,"verified_exact":6,"verified_fuzzy":0},"total_outbound_references":25},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 25 of 25 outbound references and 0 inbound Pith citation observations for arXiv:2607.03701."}