{"as_of":"2026-08-13T13:01:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:de734ea46ee9bd64400fb8179093b4d095bc08fe63710a61f6aedfa8c01007d6","coverage":[{"denominator":38,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":38,"source":"paper_references, paper_reference_links","source_observed_at":"2026-07-11T18:52:57.727698Z","state":"measured"},{"denominator":38,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":38,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-13T06:32:02.005865+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.04475/citation-record","integrity":"/paper/2607.04475/integrity","json":"/paper/2607.04475/citation-record.json","paper":"/paper/2607.04475"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A multi-mode 8k-mac hw-utilization-aware neural processing unit with a unified multi-precision datapath in 4nm flagship mobile soc,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:dbf4656b4beae505c0457afe281b47632d57925c274a230aa08fa980b6882f6c","observation_id":"2184abda-196a-4c15-a3c7-87c4b0d56ca1","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A 12.1 tops/w quantized network acceleration processor with effective-weight- based convolution and error-compensation-based prediction,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:2c602411c50349b3d3892c72ce2471c64496072d453f48260c8ac80909c36282","observation_id":"924cccc1-25c1-4bc7-bf8a-261a40599570","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A 28nm 0.22uj/token memory-compute- intensity-aware cnn-transformer accelerator with hybrid-attention-based layer-fusion and cascaded pruning for semantic-segmentation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:2e1f80b11ab32c08c7fcd3b790b91cefaa203cf8fefee4506c70bc20c78875d8","observation_id":"6f91d019-5d07-4ac3-a9a1-9b5fc41bc18b","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Mega.mini: An energy-efficient npu leveraging a novel big/little core with hybrid input activation for generative ai acceleration,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:369de7219f1dbcb4b2505fdf7de0413e1e05e1d94566dcf5274a48f3a633d6b5","observation_id":"d362f3cf-2610-4c22-aa75-b01313115e73","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"T-rex: A 68-to-567us/token 0.41-to-3.95uj/token transformer accelerator with reduced external memory access and enhanced hardware utilization in 16nm finfet,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:02541716db020a9e4f1bc8be05a06600a20f0b31a05ac8a09d151a42aec511e3","observation_id":"badd646d-dde0-43e4-b59f-9d1b1f3146a7","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A 28nm 11.2tops/w hardware-utilization- aware neural-network accelerator with dynamic dataflow,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:6327cb7b4e90f9576b9e296ed2ef787be214e51967135da9cadd370bf8625237","observation_id":"e40d42e4-161b-452d-9d9d-b23a379ed693","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"How to keep pushing ml accelerator performance? know your rooflines!","venue":null,"work_id":null,"year":1905},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:98e1e206dd8c8cbfa2b47848889919fab8829a202aed0047cfc2e8c9a212456d","observation_id":"36361d1c-93a4-4165-b632-849ec6b3c8b8","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Datamaestro: A versatile and efficient data streaming engine bringing decoupled memory access to dataflow accelerators,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:4fcee2e0dab943f8f65d62b0de4627a38b23935324236e83944b97dc5f165d73","observation_id":"c45916f3-7c52-4ade-be97-cb7e26f7aaeb","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Xpulpnn: Enabling energy efficient and flexible inference of quantized neural networks on risc-v based iot end nodes,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:8adbd1625291f698092d4a8bffe39fa6a428837c0371b5d444409699a83db503","observation_id":"cabe10f1-0543-4f1b-bf9f-a9e4e20d9867","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Vega: A ten-core soc for iot endnodes with dnn acceleration and cognitive wake-up from mram-based state-retentive sleep mode,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:60dbb97c42acb1312aa27149247a847f7cc5b1116392b4ea1ee8ca51fc44e4bc","observation_id":"df45acd6-c6de-4388-8987-91d3fb5154eb","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"22.1 A 12.4TOPS/W @ 136GOPS AI-IoT System-on-Chip with 16 RISC-V , 2-to-8b Precision-Scalable DNN Acceleration and 30%-Boost Adaptive Body Biasing,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:64c6acef743b6a2bf3b3255c99ea546ccd67b0f288555dee59e5f031ca03c5bd","observation_id":"7e5db5b5-a3cd-49c8-bdde-1b9acedf2b66","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Mx: Enhancing risc-v’s vector isa for ultra-low overhead, energy-efficient matrix multiplication,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:b3016442c9dc2e8fe89f747f69f9420da7a0c91fa1cad4808bb548a86342b420","observation_id":"38e9010c-36dd-48ee-bcf8-31b4714184cc","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A 3 tops/w risc-v parallel cluster for inference of fine-grain mixed-precision quantized neural networks,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:8061d5148644d5a85db70766c0c7d4cd555ccc9c16aa41180a4ea794e5eb9d2c","observation_id":"46e62a8f-7d3a-426c-a915-8a6bdddaa18a","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2309.10137","last_updated":"2025-01-09T11:27:29Z","snapshot_observed_at":"2026-08-13T10:10:30.533577Z","submitted_at":"2023-09-18T20:26:25Z","title":"Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2309.10137","snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Spatz: Clustering compact risc-v-based vector units to maximize computing efficiency,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"cited_paper":"/paper/2309.10137","citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:5f09fda8c7213f43a195051ce0a1b9a1d6d52d145ed5b0e36bdad3524af95fd6","observation_id":"b7a791eb-27a9-4a82-b3b6-5a9df514ad1e","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Quadrilatero: A risc-v programmable matrix coprocessor for low-power edge applications,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:773ec99dab0e25dc16f37490e08d964fa9c8ca1d7703822bb4f2f866d92729ee","observation_id":"fb38f0e8-cc55-4d68-a724-e458fd2b5b18","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A survey and comparative analysis of number systems for deep neural networks,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:0786d554e306bcab48f36a42eec9c9476f83899254545c31194553f57638aa51","observation_id":"8118faea-8b31-46c5-bd0a-e3e16a13cc7d","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A 22-nm 4.92 tops/w end-to-end rns dnn accelerator for edge-ai devices,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:b4e4a1b24e8945b0cc97eedd159ccb7a41b34f459fca87de0066cc34b834315d","observation_id":"ffe20df0-061c-4bd3-a019-6ade0df87cf8","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1805.02867","last_updated":"2018-07-28T06:51:27Z","snapshot_observed_at":"2026-07-06T06:37:55.065033Z","submitted_at":"2018-05-08T07:34:17Z","title":"Online normalizer calculation for softmax","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1805.02867","snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Online normalizer calculation for softmax,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"cited_paper":"/paper/1805.02867","citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:c81d454098d36b15ee8c6369ff65cb2fdecbc0af9f194e13390da295b549172b","observation_id":"46a488d0-9231-411c-9daa-7152b9b043da","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1704.04861","last_updated":"2017-04-17T03:57:34Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2017-04-17T03:57:34Z","title":"MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1704.04861","snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Mobilenets: Efficient convo- lutional neural networks for mobile vision applications,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"cited_paper":"/paper/1704.04861","citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:dbbe7aac15977165cb1baf6835ba2c49cf8a604ac03db2b3f9da61ecb10af3c7","observation_id":"91d79acb-2dc5-4961-8948-d203bb1dd20f","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A 22-nm 4.92 TOPS/W end-to-end RNS DNN Accelerator for Edge-AI Devices,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:8831d91beb14a6f9194817c729112ea7d7128c620908c4449dd5e2db9db90b3f","observation_id":"62c0674f-7081-4e6c-a8e7-954641ebdad9","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Res-DNN: A Residue Number System-Based DNN Accelerator Unit,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:0d0a69df85ca41f36d605291b6fd12a9351ea1e34fce394a0fdad72dd72009cf","observation_id":"5b0d9c53-1322-4e25-a71f-f3d233369ddf","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A deep convolutional neural network based on nested residue number system,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:52f269be83478322ec0cb73445de4af04890942fbe83f1d7100e8ec0007aed55","observation_id":"57db284f-d5a5-457c-8f69-0f93de413d11","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Application of the residue number system to reduce hardware costs of the convolutional neural network implementation,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:567b12cb7f8aa46c0ca129669fe3971e38b28e4dac7397abbe034a199d0482cf","observation_id":"5a3f8cbe-2268-4897-b809-5379d2c4212f","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"RNSiM: Efficient Deep Neural Network Accelerator Using Residue Number Systems,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:a24ce3d09cce080048afd15ec8ed2fe8b53e994dac807d6f434608f57883ba94","observation_id":"6ecd3774-e06e-4ae5-8ccb-270a18411214","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"RNSnet: In-Memory Neural Network Acceleration Using Residue Number System,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:982ed21c67ac5480ddbd88ea71f63df17383c83e6ce521cfb3b7d898c130c945","observation_id":"f1b51ce0-4796-45ef-9702-af080f65cd1d","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A multiplier-Free RNS-Based CNN accelerator exploiting bit-Level sparsity,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:7d1995a36b2403db5217d8f845a76cbacdcc956e04ea66a5a0b8dddb50c03eb1","observation_id":"d9c352cc-2a22-4d4a-ae0d-f791342dfe21","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"A mixed-precision rns dnn accelerator,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:163b6c6f76b4e5b583b043196d228765285aebf6af606336dfeb65fe847c7eb8","observation_id":"eac912b1-6100-4747-b4b8-0ba827e38a63","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2006.10518","last_updated":"2020-12-14T15:55:05Z","snapshot_observed_at":"2026-08-10T19:57:22.557568Z","submitted_at":"2020-06-14T16:07:55Z","title":"Improving Post Training Neural Quantization: Layer-wise Calibration and Integer Programming","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2006.10518","snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Improving post training neural quantization: Layer-wise calibration and integer programming,","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"cited_paper":"/paper/2006.10518","citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:c2b5958ba4a16bb9046b600ea366ecb4b036cf073ba8a7ff98d6fb6e2f738431","observation_id":"c3281081-9623-4741-9114-6ee054625317","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Optimal brain compression: A framework for accurate post-training quantization and pruning,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:036ff46c35db6026f9658321c447ce92a2d2cfde3328f8456ab11078a5e07fbe","observation_id":"d274bf54-fd42-4b65-b22c-535f19ed0901","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Effi- cient Diminished1 Modulo2 n + 1Multipliers,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:b91f830a3b9f00ccc14ce5e30813f6ff6a7346911c3eecf8734ddc62bc40fbd1","observation_id":"a8f01a8a-069a-4fe5-9b18-2c132f686c82","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Deep Residual Learning for Image Recognition,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:788db301a1b4c51eaf5c5b4eeee096b39af99cd18d34db71f0b8ae3e9e260eb4","observation_id":"84ace0f4-f6b5-4e0b-9f7b-455b0325c492","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2010.11929","last_updated":"2021-06-03T13:08:56Z","snapshot_observed_at":"2026-08-13T02:40:23.887636Z","submitted_at":"2020-10-22T17:55:59Z","title":"An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2010.11929","snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"An image is worth 16x16 words: Transformers for image recognition at scale,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"cited_paper":"/paper/2010.11929","citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:a46f4da860b9b4cc9aa6954ad4c04b4fd88d85157165b918375e96e9b6949964","observation_id":"aeaabb7b-7ada-4a4b-9257-e716873bc74e","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1804.02767","last_updated":"2018-04-08T22:27:57Z","snapshot_observed_at":"2026-08-06T11:09:16.409556Z","submitted_at":"2018-04-08T22:27:57Z","title":"YOLOv3: An Incremental Improvement","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1804.02767","snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Yolov3: An incremental improvement,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"cited_paper":"/paper/1804.02767","citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:8466ed75c344c20d5ba69df485017f67fddaf56500aeb0c2b7b1395b4a238b2c","observation_id":"278a2294-1f5a-4991-8bd4-b310da961006","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:aa55c2291d11a1b96fa1786729259769c71fd7bf12fc003f456340f2312e1e1e","observation_id":"e1449024-8328-40b0-97a0-8921bd113d7b","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Bit- Blade: Energy-Efficient Variable Bit-Precision Hardware Accelerator for Quantized Neural Networks,","venue":null,"work_id":null,"year":1924},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:20e51d7a8128d1ad1a683397c9c25c987c2c184ca416587245da8c2c004f2411","observation_id":"8b37ad91-c590-4e9d-a788-406532550c67","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"DIANA: An End-to-End Energy-Efficient Digital and ANAlog Hybrid Neural Network SoC,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:dae1f760c698b73124e680528e8fc101cc040579c99ee2810271da27330bb180","observation_id":"a2053e18-ecd5-435c-83a0-dcdf3565d797","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Bit Fusion: Bit-Level Dynamically Composable Ar- chitecture for Accelerating Deep Neural Network,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:ea6962bd3f40cc68a1dad8c7cdde4c16a3fe90440cb7e09c8bc45698bc0852d0","observation_id":"41a5135a-9384-4e08-8a18-6c3e7137296a","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T18:52:57.727698Z","title":"Toward attention-based tinyml: A heteroge- neous accelerated architecture and automated deployment flow,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-07-11T18:52:57.727698Z"},"links":{"citing_paper":"/paper/2607.04475"},"observation_digest":"sha256:bbda96097aa484634ff9daae16211d53cc8df7bf620052007471f60f2b1afc8a","observation_id":"5816f742-7980-4cfa-88e8-a79f30bb5038","resolution":{"observed_at":"2026-07-11T18:52:57.727698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.04475","last_updated":"2026-07-05T19:44:05Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T23:40:39.819669Z","submitted_at":"2026-07-05T19:44:05Z","title":"A Reconfigurable and Representation-Adaptive ISA-Based Architecture for Efficient DNN Acceleration"},"reference_resolution":{"displayed":38,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":38,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":38},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 38 of 38 outbound references and 0 inbound Pith citation observations for arXiv:2607.04475."}