{"as_of":"2026-08-08T23:48:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:b094e54487841bccb8775a8a58cca34b1455ff0af8729fc8ee94dbea7b837339","coverage":[{"denominator":28,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":28,"source":"paper_references, paper_reference_links","source_observed_at":"2026-07-13T01:43:21.579040Z","state":"measured"},{"denominator":28,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":28,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.09616/citation-record","integrity":"/paper/2607.09616/integrity","json":"/paper/2607.09616/citation-record.json","paper":"/paper/2607.09616"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:6e09ea469709e94400de835e15fa57d88722dd9408ccca6524984d85a3e081bb","observation_id":"cf21a102-9a61-4f94-b654-f230d9e5b251","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.00176","last_updated":"2024-04-04T20:18:57Z","snapshot_observed_at":"2026-08-07T17:08:10.002926Z","submitted_at":"2023-10-31T22:35:58Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.00176","snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"cited_paper":"/paper/2311.00176","citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:44f12b88a59a5b7fcfb3a48e22ea1783e2a1d2ca01707da72db22fa6b1ada5ba","observation_id":"9485b45d-8e27-40a5-82ab-39aa169926c7","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"Invited Paper: VerilogEval: Evaluating Large Language Models for Verilog Code Generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:75ff1183d1cf4b60e9746c1d1a615ca9c82a1f5823addd021b8ba75c56a75402","observation_id":"5786cd2d-98c4-4efa-8fe0-28d8e268b250","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:47a669684cfe421c5ccbf495d54e86883c957f18360269f1dd093998bc79e22f","observation_id":"3b2b0b47-0dae-427a-af2d-45d4096ef8d1","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"ChatEDA: A Large Language Model Powered Autonomous Agent for EDA,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:199f0966125a94bafa25f0965a7f181e0f6f61ba756a96508c3678cbbfd255be","observation_id":"9e8cafce-8a36-4041-a627-1da52dab6d01","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"Towards LLM-based Root Cause Analysis of Hardware Design Failures,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:a629616abcab07f5da6b0250999f8f215e6a70653547d613aeaaa642f4683399","observation_id":"7e665dff-d5e2-45d4-a13f-d15bd3271b71","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"EDA-Debugger: An LLM- Based Framework for Automated EDA Runtime Issue Resolution,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:a22c7f1719fa6784f1b9a99430907438b5f27fb5b26daf72d272d7c71eac63a2","observation_id":"bd9f237c-0121-4d8a-b68d-ec6983d7ca8c","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"OpenClaw,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:392e3579cdfb1deccd15858540b5498c386f63d39774cdb7c5ecc24f2349cbf9","observation_id":"4c4d3afe-e66f-4a01-a56b-652af48169e1","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"MEIC: Re-thinking RTL Debug Automation using LLMs,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:1bbe22461838bd29fbbfc8e5d994145f0a4caf486563a928281256f49a0c0966","observation_id":"193ea624-7558-472f-9e33-c56b2445e603","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-08T12:25:06.536607Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"LLM-Aided Efficient Hardware Design Automation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:aa0a0a08f051ab42b20f7dd1ac67985640fd11866ddc22da20d68b646332f0c4","observation_id":"48d9dff9-d619-4a2b-89d4-6bb784635aef","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"AutoBench: Au- tomatic Testbench Generation and Evaluation Using LLMs for HDL Design,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:a49b778a3b0e338610c427ad4f299b71ff510f6d2174957f53c3cd7faf965ef3","observation_id":"4a655fbc-a394-485b-9f35-e67cb9894421","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:2286406afa8a6e57a93810d86a27a261ac89f0a0bb12617af46fca7deddecdc5","observation_id":"d7d23fdd-ede5-4458-bf06-52f828a43332","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"Con- fiBench: Automatic Testbench Generation with Confidence-Based Scenario Mask and Testbench Ensemble using LLMs for HDL Design,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:04dbf42ba4620abc9d593edc09403f00781ed43972e1517ff1305b515afc7ccf","observation_id":"ed929996-4df4-48cc-bd26-0cdbe7bbeedf","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"Exploring Code Language Models for Automated HLS-based Hardware Generation: Bench- mark, Infrastructure and Analysis,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:4447e4920bdbe855039dbe1dbd10671bb41343edf85b63b5701a28a7621e4073","observation_id":"01738dcd-9d8b-4897-9367-14648e9814ba","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"FPGA HLS Today: Successes, Challenges, and Opportunities,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:157ace2963d9ece0bc1097809e5134bb1d367bc71cf4338f151dcecef8f9b874","observation_id":"56986d5c-0f35-4c67-ae5e-11e7a52c3d7d","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"Are We There Yet? A Study on the State of High-Level Synthesis,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:36c1b048633355bc26633a826009962960a1e23a30d105e8cd4c13f0b28c05f0","observation_id":"bee241cc-3382-406c-87ab-3d5e51eca034","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:0d17f49ea4a93c1d213b4b02bd49a7d2ac9f762b7a003bf27fe865b5c988a3e4","observation_id":"d812a041-b8aa-444e-b85b-406f13409de3","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"Invited: Agentic AI for Physi- cal Design R&D: Status and Prospects,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:c911decd2580d17e25ff82846bfa531b7eb44eaa51f707bbfcd286daaccd797f","observation_id":"64e1df89-6a78-4171-9270-543b57b73c2b","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"VRank: Enhancing Verilog Code Generation from LLMs via Self-Consistency,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:1a941e5a186fffdbe8b434211932f01546bb9c4717ea867417ecd8e136ef990b","observation_id":"442eaae7-cad1-4e9f-b777-6b096fa7bdb4","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"VFocus: Better Verilog Gener- ation from Large Language Model via Focused Reasoning,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:105041223fb1dd743ed36fba22ea97b9ae0176f55801ceb7a2e4ec24ef04112f","observation_id":"b58167cb-675b-4314-a928-e9630384856c","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"Automated C/C++ Program Repair for High-Level Synthesis via Large Language Models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:bfce894a7aaa67bde0611d3d62ffcf78d801281a44150a5e1c0c4e3a784ab410","observation_id":"3f8dcaa8-ee48-4903-9fc5-69f5c877f9ee","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"HLSTester: Efficient Testing of Behavioral Discrepancies with LLMs for High-Level Synthesis,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:64b0b8930dd9bedca824bf8116b785e02fab15828055562287edfd0ec02a291e","observation_id":"303662e3-6b9a-4bc4-9f7e-18b30d2e3bed","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"HLSRewriter: Efficient Refactoring and Optimization of C/C++ Code with LLMs for High-Level Synthesis,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:92c4f2e5f888243cd3a6dd6c086f8cde51a5e099eca86d41964796a6df8f408a","observation_id":"9d74036b-a119-48d9-9c20-fed9814aa97a","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"Logic Design of Neural Networks for High-Throughput and Low- Power Applications,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:68f9bfd3cf73466a7b5a8bdf664a414f16bfd22d1fe085da9ed74319592fcd01","observation_id":"15827f62-893c-4e28-9191-f0dd6b7b39b3","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:1e72679c4cedbcbb897e4cd94a1303d0753784a44647b6ba76ececb7ec3fd5fd","observation_id":"5ddc8a48-965b-4f7e-8442-267baf920627","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"HumanEval Pro and MBPP Pro: Evaluating Large Language Models on Self-invoking Code Generation Task,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:5454fd6aac891f8f7d4395f3d73af1d74e79064ca61cb5e9acad6697ccaa2df4","observation_id":"101a987b-07ad-4ec8-8fe4-81eb833eae60","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"CorrectHDL: Agentic HDL Design with LLMs Leveraging High-Level Synthesis as Reference,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:52fda5a6f5e92144dd2d71cbcd6c5f3a7dc9b352a007c0eab4d590af8d8f1698","observation_id":"1bdb737b-39a7-4aa0-bcaf-8e90f1941087","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA) : Special Session Paper,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:73ab98c1e2ee07bcff008e20c02ef47335b7cff72654271357bd67eb68aca765","observation_id":"8b27ee42-053c-45da-bc05-078112e40a64","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","latest_version":1,"primary_category":"cs.ET","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities"},"reference_resolution":{"displayed":28,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":28,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":28},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 28 of 28 outbound references and 0 inbound Pith citation observations for arXiv:2607.09616."}