{"as_of":"2026-08-24T03:17:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:28a998f4c72c2e1b6c3030843904acfa259ea51aefe8707cd8872a1317499836","coverage":[{"denominator":16,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":16,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-02T07:01:02.377239Z","state":"measured"},{"denominator":16,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":16,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-23T06:30:58.430688+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.11305/citation-record","integrity":"/paper/2607.11305/integrity","json":"/paper/2607.11305/citation-record.json","paper":"/paper/2607.11305"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:00.820118Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":1,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:00.820118Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:d20fe268c41386ade59e638f1e9933162763cc981f9eb24c19e0f0da03c0707a","observation_id":"95b54e6a-cf73-43b4-b787-00aa8f597c7a","resolution":{"observed_at":"2026-08-02T07:01:00.820118Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:00.967883Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":2,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:00.967883Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:0a76367f8bb9748324214b1f95c8d8813eb6fd9f02290c1a3c8a4c638796da3e","observation_id":"013c938e-3485-4cc5-9e8d-5803e409471a","resolution":{"observed_at":"2026-08-02T07:01:00.967883Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:01.093546Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":3,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:01.093546Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:ff3fb18b216599ecab74f698cce152858f34dcefdd66f3ef7ee46208db578f26","observation_id":"f94720b3-2e29-4714-b5b1-333374342184","resolution":{"observed_at":"2026-08-02T07:01:01.093546Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:01.213473Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":4,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:01.213473Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:8bcf7a52bfac0b5c5a41bcc482e2fadacc8750a0b3488eef53555c5cbfcc8107","observation_id":"55d32c21-d740-4e90-b397-9a4e99257a9c","resolution":{"observed_at":"2026-08-02T07:01:01.213473Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:01.289272Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":5,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:01.289272Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:860619eec9e28a430f9a9b8c8d07b02d890cf13d5f67033f96261dab7058c7a3","observation_id":"4adbb3fc-dfbd-4f68-834f-2a7095a60eba","resolution":{"observed_at":"2026-08-02T07:01:01.289272Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:01.377941Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:01.377941Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:f2210db485788e3b41cd131d68d3d9cd06f39e31be43f50887f5eb11bfe3215b","observation_id":"a99f4b26-8019-4b9b-9cca-dd7bfa198079","resolution":{"observed_at":"2026-08-02T07:01:01.377941Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:01.436079Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":7,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:01.436079Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:d7894415df582e2453d3f1b204b10270efdd27507260657605dcd8f9ebf36608","observation_id":"97802126-dbb4-4d7a-a239-2dc88dbe9e28","resolution":{"observed_at":"2026-08-02T07:01:01.436079Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:01.560416Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":8,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:01.560416Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:98e8e4b43f996500c13a05829d1a3f70dbf44fd130fe2ba8f34c2f38ec3685b5","observation_id":"32ac86e2-254e-4b69-91e7-f0dd04a03b76","resolution":{"observed_at":"2026-08-02T07:01:01.560416Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:01.676163Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":9,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:01.676163Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:d8d321b0c68131b4febdf92dbd14414967aed54ffdd18ea767eb58f42ea75ed5","observation_id":"cd35d7f8-9870-4521-8164-741da689fc63","resolution":{"observed_at":"2026-08-02T07:01:01.676163Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:01.732931Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":10,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:01.732931Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:b397ce5de491a123442e4cadd071bad1df87c3b3e9a2c05f232031c0443cbdac","observation_id":"72a921f0-34c2-42d2-ae36-4ab69426b377","resolution":{"observed_at":"2026-08-02T07:01:01.732931Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:01.904570Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":11,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:01.904570Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:5d286ceef73b1d1dc669a3884f6e92d1475501b738a58ef9405484bb15f89a6e","observation_id":"947557f0-6fb8-465d-b2fb-ec143773d180","resolution":{"observed_at":"2026-08-02T07:01:01.904570Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:01.983274Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":12,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:01.983274Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:7f44499c9f05b72a90e91cebc5e4d77617de70c82eaa328edecf33be4c280fe3","observation_id":"6db0940c-bcf5-444c-bc36-114621c3dab7","resolution":{"observed_at":"2026-08-02T07:01:01.983274Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:02.074623Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":13,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:02.074623Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:ecbdf42ee3f60913835915d90926251f0b4db6416b2898cbe79d2101c7e3d232","observation_id":"d0c52cab-80f9-41f7-9501-dd9ec5e6c503","resolution":{"observed_at":"2026-08-02T07:01:02.074623Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:02.165135Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":14,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:02.165135Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:461ea53da294a6d15aef41f9f0a1779e1789e543ecfc1af0610398c6e83acb3b","observation_id":"b2402522-926a-4dc1-9110-978d058ea96c","resolution":{"observed_at":"2026-08-02T07:01:02.165135Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:02.279025Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":15,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:02.279025Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:90fc712adcf97144ef6b884c49f9b7965bcd9615b26aaa767132b7e276f23f3e","observation_id":"ca96ec56-0043-40c7-abcd-b930f89c9779","resolution":{"observed_at":"2026-08-02T07:01:02.279025Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:01:02.377239Z","title":"Hirofuchi, A","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs","version":2},"reference_index":16,"source":"arxiv_source","source_observed_at":"2026-08-02T07:01:02.377239Z"},"links":{"citing_paper":"/paper/2607.11305"},"observation_digest":"sha256:fc86d0ce3c688dc29d57e5d58a4b0a1cd3b9198c79ee0d1a348291d85b754b12","observation_id":"3cfdf07f-d4e2-44f2-8ff4-1f5cf917be20","resolution":{"observed_at":"2026-08-02T07:01:02.377239Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.11305","last_updated":"2026-07-23T06:06:44Z","latest_version":2,"primary_category":"cs.NI","snapshot_observed_at":"2026-08-22T14:12:28.799363Z","submitted_at":"2026-07-13T09:20:46Z","title":"An Experimental Evaluation of Accurate Scheduling and Hardware Timestamping on NVIDIA ConnectX NICs"},"reference_resolution":{"displayed":16,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":16,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":16},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"thesis":"As of 24 August 2026, this Paper Citation Record lists 16 of 16 outbound references and 0 inbound Pith citation observations for arXiv:2607.11305."}