{"as_of":"2026-08-08T18:17:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d3408774ca93f5b1cf09fa2602c97f6318403e6b87a9a456025c88807605db9a","coverage":[{"denominator":40,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":40,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-02T07:12:19.873246Z","state":"measured"},{"denominator":40,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":40,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.13079/citation-record","integrity":"/paper/2607.13079/integrity","json":"/paper/2607.13079/citation-record.json","paper":"/paper/2607.13079"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.462528Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.462528Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:71eb1b2eb38d166d3b5027761ad039288cad97bd80d7f4b7d89f7a1eca2e2441","observation_id":"2e52ec17-7795-4140-910b-62c581128177","resolution":{"observed_at":"2026-08-02T07:12:16.462528Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.518128Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.518128Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:52323044efcfaa7e6f94746a54ac9f2347b94e2f678e1e5f92dc0f06ddeaa892","observation_id":"1b863c95-9662-41bb-b8a8-8137e232cc6f","resolution":{"observed_at":"2026-08-02T07:12:16.518128Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.574103Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.574103Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:1f832a9dd0470b5b383a336bbe1d591da1097485057423cd576c1f76b9ea38ef","observation_id":"c2f9e7a1-61fb-4ff9-b895-7de8b0f47c71","resolution":{"observed_at":"2026-08-02T07:12:16.574103Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.589226Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.589226Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:5cd9fde74d103a11b725c71293e6e672531f92a45840156dd67a4678d9f3ab97","observation_id":"9a1e0a4d-0af1-487b-8d07-788be4abbd27","resolution":{"observed_at":"2026-08-02T07:12:16.589226Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.649123Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.649123Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:d2a6c9606c6510d17a1702ea679d400a05e1d70695ece3797adca52cb8c3f417","observation_id":"5f4185d8-52df-4d8d-ab3d-4ee96782b3f6","resolution":{"observed_at":"2026-08-02T07:12:16.649123Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.16237","last_updated":"2024-09-02T07:25:21Z","snapshot_observed_at":"2026-07-06T18:50:31.528338Z","submitted_at":"2024-07-23T07:22:25Z","title":"OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.16237","snapshot_observed_at":"2026-08-02T07:12:16.727289Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.727289Z"},"links":{"cited_paper":"/paper/2407.16237","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:9088111f0f4c103c9f9448ea3a4085f441737f1616110e58c59a69ecf179d0b8","observation_id":"3ee96091-829c-4fc1-914e-68825b615722","resolution":{"observed_at":"2026-08-02T07:12:16.727289Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.820988Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.820988Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:ed454ea9980d242fe8ed998fb04919d310d03261005437f041e705f87cfa7253","observation_id":"2d59a4ca-7f36-482e-b393-9c617870f6d6","resolution":{"observed_at":"2026-08-02T07:12:16.820988Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2304.13840","last_updated":"2023-06-07T09:33:04Z","snapshot_observed_at":"2026-07-06T15:20:29.154658Z","submitted_at":"2023-04-26T21:56:03Z","title":"A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2304.13840","snapshot_observed_at":"2026-08-02T07:12:16.918016Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.918016Z"},"links":{"cited_paper":"/paper/2304.13840","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:79feb784de43bbafd40909774182194ddeea426b9fcc6ea4d2229d4cf86ab10c","observation_id":"360329f0-ddec-4902-8442-1b74967c8651","resolution":{"observed_at":"2026-08-02T07:12:16.918016Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-06T15:13:16.621566Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.16200","snapshot_observed_at":"2026-08-02T07:12:17.009828Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.009828Z"},"links":{"cited_paper":"/paper/2507.16200","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:9bf9e23148a3657cc975a92a214deb42f0a2a5960e0c1701b5ecc4109ee71d89","observation_id":"7597c667-dc5c-47ac-8d42-2d3e5f4c3269","resolution":{"observed_at":"2026-08-02T07:12:17.009828Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.108302Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.108302Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:2a6f0022827230fadfb546fb1c23adf90dad03f276f3e21b03cbb6b1dff1377d","observation_id":"79ef44dc-f4ff-40cf-a701-821b8dae72e7","resolution":{"observed_at":"2026-08-02T07:12:17.108302Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.241884Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.241884Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:b19348fcb473194423eb40eb61cfbd27cf8a62d4c6c7e58082b9bdd8a14c53e7","observation_id":"a2930402-d843-4395-a332-61dbcdc9a790","resolution":{"observed_at":"2026-08-02T07:12:17.241884Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.310205Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.310205Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:dea5c8be66a229f1d4e72da569563cceef4ec12d586ba68eb629b7b19ef62c3f","observation_id":"314d27c5-5991-4faf-ace8-4653718b0e80","resolution":{"observed_at":"2026-08-02T07:12:17.310205Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.504794Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.504794Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:06e7454a09b7a13e7ba1b99f56f45a420792a2520fd2a8dea6ccb764ba3e7827","observation_id":"8f343aee-c1a2-42ce-9d33-d1036b725444","resolution":{"observed_at":"2026-08-02T07:12:17.504794Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.579235Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.579235Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:ebe77d151fe0d4a47024650d8eb11d774728e464e40f8baaf2921468f428ce4f","observation_id":"f1ef9766-789f-4c0e-b14b-f8402511baf7","resolution":{"observed_at":"2026-08-02T07:12:17.579235Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.643304Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.643304Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:cc08348010ed45e28c23c51156b9b4cef375b87472dee9919ee054a447e81ae1","observation_id":"1105e949-5463-44b4-baeb-bb091d87e7a3","resolution":{"observed_at":"2026-08-02T07:12:17.643304Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.703176Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.703176Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:2a0a71f3c95b9e720e19390f6fe07e1550a668d7d883eb56312d7cd9f0270d6c","observation_id":"20aaeef2-458d-4eed-a4cd-574e5b8375dd","resolution":{"observed_at":"2026-08-02T07:12:17.703176Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-07T20:12:44.991572Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-02T07:12:17.766837Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.766837Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:cf9c4f56f787dfe57dbe498f48323021c4373e1bbc084520dffb2104836156e8","observation_id":"6d8e2632-eb25-4f50-ae7a-eabd3b59c0e8","resolution":{"observed_at":"2026-08-02T07:12:17.766837Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-08-02T07:12:17.834017Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.834017Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:36237b8137408864e1cbda69ab7dbe6233b8ab8fb61b27b67d96f493ce1c0415","observation_id":"c54ee891-db8a-4e77-9d1d-edc26fd2d2d5","resolution":{"observed_at":"2026-08-02T07:12:17.834017Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.899476Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.899476Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:fd368894db652e42fde576ad5ebbca11796eeda747c5c1cb7b1588e99fcf3f62","observation_id":"b9412d06-b5b2-49e8-b07d-45d03a4f9c68","resolution":{"observed_at":"2026-08-02T07:12:17.899476Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.963561Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.963561Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:c1df46f42b2453b01f907520d980c5a8b1da700dbdc498c51dcee07e4a9eb550","observation_id":"cd1b59db-98e2-4e10-964d-6ad6cb94c4f8","resolution":{"observed_at":"2026-08-02T07:12:17.963561Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.04887","last_updated":"2024-06-04T19:12:48Z","snapshot_observed_at":"2026-08-05T17:48:12.430235Z","submitted_at":"2023-11-08T18:46:39Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.04887","snapshot_observed_at":"2026-08-02T07:12:18.056245Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.056245Z"},"links":{"cited_paper":"/paper/2311.04887","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:8886839533644478529f85d0a02d1fc038fc9037232d24692e56bf869af9c8b6","observation_id":"2fc94877-60df-443b-98a2-571a69580b3c","resolution":{"observed_at":"2026-08-02T07:12:18.056245Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.157849Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.157849Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:8f3e2bfd81d25c59caeee2eed7c8bb5e1a7e170158f154096b5a5f2762df33bd","observation_id":"c1f2c0c2-1fa6-4e1f-a3eb-4177b08feeb7","resolution":{"observed_at":"2026-08-02T07:12:18.157849Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.21485","last_updated":"2025-07-29T03:59:19Z","snapshot_observed_at":"2026-08-06T12:46:40.103579Z","submitted_at":"2025-07-29T03:59:19Z","title":"HLSDebugger: Identification and Correction of Logic Bugs in HLS Code with LLM Solutions","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.21485","snapshot_observed_at":"2026-08-02T07:12:18.223452Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.223452Z"},"links":{"cited_paper":"/paper/2507.21485","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:df8cf434b485b90472e7bc4cb623b34679d66694de0d053c0079f88c6cab9369","observation_id":"18dbc46f-5b14-40e0-8494-9d25e3cde02f","resolution":{"observed_at":"2026-08-02T07:12:18.223452Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.351888Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.351888Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:21fa2e281430a867f47dce58867a4c8bbd29ceba2da94e435602ce634baec4f5","observation_id":"7e2a4d32-8b81-4ae0-ad40-1dd46f96a0ad","resolution":{"observed_at":"2026-08-02T07:12:18.351888Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.508423Z","title":null,"venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.508423Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:d2c848a50e00d3e31dce3efc1ef7c862ffcae66ba3e12f9f134df08e2de51154","observation_id":"ba79b26c-24c8-4fcd-a71f-82206005d445","resolution":{"observed_at":"2026-08-02T07:12:18.508423Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.706787Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.706787Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:e30fdaffc662328caebb7763e72dd60d2df2750b847d1dc0066bc6efd028d1a0","observation_id":"a05f18b2-0553-44ce-9f84-818d1e2520fd","resolution":{"observed_at":"2026-08-02T07:12:18.706787Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.870497Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.870497Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:118c10939be242354a9a8d639830f2f41602504c4eaae885bb1b060bf3b14734","observation_id":"b8d7066f-865f-4fb5-bc97-ee10f77e8a17","resolution":{"observed_at":"2026-08-02T07:12:18.870497Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.990637Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.990637Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:dfd5777590ba0792f16c6f46cac181edcb86774c20a4fe580f78deede44d5a0a","observation_id":"7c6a4f6d-38f0-4e85-9152-405c4d82d9b4","resolution":{"observed_at":"2026-08-02T07:12:18.990637Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.052736Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.052736Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:68474fe7925dcff5e7bad80339e008a273eff88eecba9c72a0597e0bf2e4651d","observation_id":"7f7ec560-e2e6-4ca4-9498-642dee57400b","resolution":{"observed_at":"2026-08-02T07:12:19.052736Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.112195Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation Conference’17, July 2017, Washington, DC, USA","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.112195Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:ce7eb142fd579df38bbcb134667a470ed001730910757e92cfeaf1c180e70ff1","observation_id":"20e8f4ee-d098-454a-aba4-4c1ff204dca4","resolution":{"observed_at":"2026-08-02T07:12:19.112195Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.192673Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.192673Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:3510c6cf1e38860f8ed2e46b2ac4c9f691470318b92c463639346212ad5b0e4f","observation_id":"f1891a2a-1b4e-4842-9c0d-7c474fc5a7cd","resolution":{"observed_at":"2026-08-02T07:12:19.192673Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.250643Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.250643Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:70b28a63c8b944beee1bea4b3a856cbb8e785310fd93938b777f8945f6b7b3ba","observation_id":"ea42e136-696a-44f2-b602-74bb73d0213d","resolution":{"observed_at":"2026-08-02T07:12:19.250643Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.364858Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.364858Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:350c1968674e89fc0bf50541c7f58a323ef0e772d9b3f7777e6b439f3848194d","observation_id":"c2bf4c4f-fa37-496c-86a2-ce9eac7149eb","resolution":{"observed_at":"2026-08-02T07:12:19.364858Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.456099Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.456099Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:46d8d4d2e9bc4d2a7a7fcb8b406e5f5cf2792d95ab574d178e46489d204a389b","observation_id":"8a936d58-72f3-4f9f-8c52-e4ad4689405e","resolution":{"observed_at":"2026-08-02T07:12:19.456099Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.544186Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.544186Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:7d5752851f78629c0b14dfd0624e4cdb887596946a5b7ea301fb34a6f099f116","observation_id":"28a50ba5-77b8-43d0-804b-9561b1cc934e","resolution":{"observed_at":"2026-08-02T07:12:19.544186Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.605147Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.605147Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:00f0f640c094b75070fae881e99a8e2d406f34b90c998cd1a462a5bd9cc1ab73","observation_id":"a1e7f195-c483-4a88-8ef9-2f725db3b0fb","resolution":{"observed_at":"2026-08-02T07:12:19.605147Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.660434Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.660434Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:1476057e46bf1ad3daaf08b77d96227fa251fbf327508722958e5d1216889af6","observation_id":"8fd225c0-3d78-4064-ba0c-c693909a0c28","resolution":{"observed_at":"2026-08-02T07:12:19.660434Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.746693Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.746693Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:2a4d4b6ed0da0f3984640a5ba138477b64489102102b8f87e4ae2285cc719a1c","observation_id":"7fbda8b5-5e47-49f1-9138-c71e7ce9e048","resolution":{"observed_at":"2026-08-02T07:12:19.746693Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.873246Z","title":null,"venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.873246Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:71b4dab21dff6f76f61c44464b4f4feb10e37756b7f5f7b711eab975d0506132","observation_id":"636536d8-ce25-47fd-a27c-5a1e0a99dd7f","resolution":{"observed_at":"2026-08-02T07:12:19.873246Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.405894Z","title":"In2024 IEEE LLM Aided Design Workshop (LAD)","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.405894Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:780f9e84948ae955ae9f1e234b978e8533ea86256b6eb0c06837155e967c1fbc","observation_id":"a4b3e303-884a-442a-b8a3-0624beb2dea9","resolution":{"observed_at":"2026-08-02T07:12:17.405894Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation"},"reference_resolution":{"displayed":40,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":40,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":40},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 40 of 40 outbound references and 0 inbound Pith citation observations for arXiv:2607.13079."}