{"as_of":"2026-08-10T18:11:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ce4fc559bf475a8e53d5e8da6876b7c51dac165ad8045ba93edba4694eef119d","coverage":[{"denominator":27,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":27,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-02T03:25:29.360841Z","state":"measured"},{"denominator":27,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":27,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.13898/citation-record","integrity":"/paper/2607.13898/integrity","json":"/paper/2607.13898/citation-record.json","paper":"/paper/2607.13898"},"outbound":[{"citation":{"cited_paper":{"arxiv_id":"2303.08774","last_updated":"2024-03-04T06:01:33Z","snapshot_observed_at":"2026-08-07T07:30:12.213965Z","submitted_at":"2023-03-15T17:15:04Z","title":"GPT-4 Technical Report","version":6},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2303.08774","snapshot_observed_at":"2026-08-02T03:25:29.304626Z","title":"GPT-4 Technical Report,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.304626Z"},"links":{"cited_paper":"/paper/2303.08774","citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:f12a24f1e0c4128a9ba66b043bf3ec8e79a9340f8d4d55f156ec52f6ac8da27f","observation_id":"a48444ab-5777-46e0-958e-671db44939c5","resolution":{"observed_at":"2026-08-02T03:25:29.304626Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.21783","last_updated":"2024-11-23T23:27:33Z","snapshot_observed_at":"2026-08-10T16:40:37.411115Z","submitted_at":"2024-07-31T17:54:27Z","title":"The Llama 3 Herd of Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.21783","snapshot_observed_at":"2026-08-02T03:25:29.308269Z","title":"The Llama 3 Herd of Models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.308269Z"},"links":{"cited_paper":"/paper/2407.21783","citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:b63a95c8964b8616bf07aeeaa822988b68ccaade58209649cc0d37bc9b609e9a","observation_id":"c029ddc0-a8d1-4c58-84ee-0df143c5f235","resolution":{"observed_at":"2026-08-02T03:25:29.308269Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.19437","last_updated":"2025-02-18T17:26:38Z","snapshot_observed_at":"2026-08-10T17:02:50.054809Z","submitted_at":"2024-12-27T04:03:16Z","title":"DeepSeek-V3 Technical Report","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.19437","snapshot_observed_at":"2026-08-02T03:25:29.311088Z","title":"Deepseek-V3 Technical Report,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.311088Z"},"links":{"cited_paper":"/paper/2412.19437","citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:7c45da7c0828aefb1ef2d15e1e912706876806bfff41b72b4fa30e5982b05654","observation_id":"4cba359a-feba-4455-9d15-e53f2fbc759d","resolution":{"observed_at":"2026-08-02T03:25:29.311088Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2004.09602","last_updated":"2020-04-20T19:59:22Z","snapshot_observed_at":"2026-08-09T07:21:17.161944Z","submitted_at":"2020-04-20T19:59:22Z","title":"Integer Quantization for Deep Learning Inference: Principles and Empirical Evaluation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2004.09602","snapshot_observed_at":"2026-08-02T03:25:29.313595Z","title":"Integer Quantization for Deep Learning Inference: Principles and Empirical Evaluation,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.313595Z"},"links":{"cited_paper":"/paper/2004.09602","citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:5e21d60160d4a1145b99344fb1ecc946aeb0927885428417fac258e9c2c8212a","observation_id":"15487451-e522-402f-8682-57d9ced1c672","resolution":{"observed_at":"2026-08-02T03:25:29.313595Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2310.10537","last_updated":"2023-10-19T16:38:33Z","snapshot_observed_at":"2026-08-08T01:04:32.134805Z","submitted_at":"2023-10-16T16:07:41Z","title":"Microscaling Data Formats for Deep Learning","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2310.10537","snapshot_observed_at":"2026-08-02T03:25:29.316109Z","title":"Microscaling Data Formats for Deep Learning,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.316109Z"},"links":{"cited_paper":"/paper/2310.10537","citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:b554dc96726f9cc21f63b2b02168e6de789693c2e541279f013b13b254dba36f","observation_id":"345071d8-d100-4f97-9f30-ebfbf078e0d6","resolution":{"observed_at":"2026-08-02T03:25:29.316109Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.318856Z","title":"Nvidia Blackwell Platform: Advancing Generative AI and Accelerated Computing,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.318856Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:dc4317227604475f5830e074e4faa4882181d27f17d6d6327e1581cc747da703","observation_id":"5d5e934c-748b-43ac-85aa-ec863f86100d","resolution":{"observed_at":"2026-08-02T03:25:29.318856Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.321084Z","title":"OCP Microscaling Formats (MX) Specification,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.321084Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:1a6c1890498a7231e9da00fc6c6e21e4bb88135acbf5fb875c2f81178136ebc2","observation_id":"03fac602-b17c-4d5a-a9f9-ba81cde6fda4","resolution":{"observed_at":"2026-08-02T03:25:29.321084Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.323054Z","title":"Stratix 10 NX Architecture and Applications,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.323054Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:1d19e72f45c16c1db6585fbe0f814a48f6834cdba1617b32dcda99fb3b2d4180","observation_id":"008d4296-91f4-49d2-a4ea-63629f4e561c","resolution":{"observed_at":"2026-08-02T03:25:29.323054Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.325058Z","title":"Agilex 5 FPGAs and SoCs: Variable Precision DSP Blocks User Guide,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.325058Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:87d746fa018e00e6822d17431c0f1d6d03a875a0aceb461ec7857258c9516d62","observation_id":"321c827d-29ed-4f44-904c-a84457e94652","resolution":{"observed_at":"2026-08-02T03:25:29.325058Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.327150Z","title":"COFFE 2: Automatic Modelling and Optimization of Complex and Heterogeneous FPGA Architectures,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.327150Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:4978effabee3a4d9d5eb547a5e93e56a7c8ad477a5ab874788c07ed9a96bc73d","observation_id":"d56de873-0f5a-4823-97b3-b11f3f0a3fb7","resolution":{"observed_at":"2026-08-02T03:25:29.327150Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.329399Z","title":"Introducing NVFP4 for Efficient and Accurate Low-Precision Inference,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.329399Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:2d299eb2f634acdd83bcaf0be13cee695ed4c8a8277a5e6bf4b2639d32503f21","observation_id":"e6081289-81a2-4822-8a09-4ca6e377e00a","resolution":{"observed_at":"2026-08-02T03:25:29.329399Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.333713Z","title":"An OpenCL Deep Learning Accelerator on Arria 10,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.333713Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:4f05c4687abf1dc0990debf985f7af15179c7b9707b6852685f1bbdd3d8325d5","observation_id":"392947d3-84f6-4488-81ee-7f3a83abab00","resolution":{"observed_at":"2026-08-02T03:25:29.333713Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.335652Z","title":"Inside Project Brainwave’s Cloud-Scale, Real-Time AI Processor,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.335652Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:75fb96e02465b484aa1fa29caadf64b46759f46c1f09c391270a33df753db9a2","observation_id":"54158c07-0b88-410c-8616-e70eaae6a71b","resolution":{"observed_at":"2026-08-02T03:25:29.335652Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.337545Z","title":"Pushing the Limits of Narrow Precision Infer- encing at Cloud Scale with Microsoft Floating Point,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.337545Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:c4656435fe02376790c33886010986848792f39f4709aedd2ac9baa29810e58c","observation_id":"7e4c1926-cf1f-48a1-9dd3-fcdce80035ad","resolution":{"observed_at":"2026-08-02T03:25:29.337545Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.339470Z","title":"Exploring FPGA Designs for MX and Beyond,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.339470Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:ce1cd524fb862d736eba5e092e47682c020e40d1cf79bec93ed9c2dd25b6b3d9","observation_id":"c5eca94a-47d1-4724-a5d8-96282891dd83","resolution":{"observed_at":"2026-08-02T03:25:29.339470Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.341278Z","title":"Exploring Microscaling MX Minifloat Systolic Arrays on FPGAs,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.341278Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:609e489407b65ab3b4ff3073a398dd6a0d29d84582fcc02c8f673afa3fb4431d","observation_id":"d648aa0b-7de4-45d1-a8de-6fb9fad5e5a8","resolution":{"observed_at":"2026-08-02T03:25:29.341278Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.343109Z","title":"Embracing Diversity: Enhanced DSP Blocks for Low- Precision Deep Learning on FPGAs,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.343109Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:e5ed9b233528875c1ecf251591a5c6705c7b8ba16375b05c17acbe5d56954c25","observation_id":"8aa65cc9-d33d-4d92-b76b-37d78461c63d","resolution":{"observed_at":"2026-08-02T03:25:29.343109Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.344952Z","title":"PIR-DSP: An FPGA DSP Block Architecture for Multi-Precision Deep Neural Networks,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.344952Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:bd7b5cab6cce538dc1586c7b395da025fab720080fa037799b308b29d281dfd0","observation_id":"34c56f58-1aed-49b2-ba39-a013275a2319","resolution":{"observed_at":"2026-08-02T03:25:29.344952Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.346791Z","title":"Tensor Slices: FPGA Building Blocks for the Deep Learning Era,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.346791Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:565b31aab6a4bc49e3a96437d52e99a5e00c6022787573571a49abd7ce7cffca","observation_id":"d01e9b62-1055-4128-bae3-adfbde81b182","resolution":{"observed_at":"2026-08-02T03:25:29.346791Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.348736Z","title":"Designing Custom Arithmetic Data Paths with FloPoCo,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.348736Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:725d715d30e4ab678d5f0ebb14f7978a5d3c324b6155275a599ce8572e51703e","observation_id":"f6e19c25-e633-47f8-b7dc-2b868c00f544","resolution":{"observed_at":"2026-08-02T03:25:29.348736Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.350607Z","title":"Extracting INT8 Multipliers from INT18 Multipliers,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.350607Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:6a6ae3062d68ad5d4bdef26770f2253b3eda146864fe12886a13574b7a7b5770","observation_id":"e1ce714f-2d66-45aa-8523-04abe0fc5658","resolution":{"observed_at":"2026-08-02T03:25:29.350607Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.352488Z","title":"Deep Learning with INT8 Optimization on Xilinx Devices,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.352488Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:d2e4d5a97ca0815665bd224f2e5b2e04949fceb6a4e67303efca415bfbfe62b2","observation_id":"a87da061-fd80-4046-ad1e-e4dcaf2bc6af","resolution":{"observed_at":"2026-08-02T03:25:29.352488Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.354735Z","title":"Floating-point DSP Block Architec- ture for FPGAs,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.354735Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:e8308a262aef46124d6c1efaf855434eebffa2d830d841ba6d1e8496030ef200","observation_id":"5f2990e2-f25f-4902-98bc-8263d5913c07","resolution":{"observed_at":"2026-08-02T03:25:29.354735Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.356649Z","title":"ASAP7 Predictive Design Kit Development and Cell Design Technology Co-optimization,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.356649Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:88416cf5780ae48839cbe1167d70ef3d7608cdd1928556267690f213f87a02a4","observation_id":"0ddfd7b5-3853-4fe2-914a-1e762689a90b","resolution":{"observed_at":"2026-08-02T03:25:29.356649Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.358956Z","title":"HAMMER: A Modular and Reusable Physical Design Flow Tool,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.358956Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:681e5cfcc1138cf4473a83029744c4de3031370f57dc4b44249d76d327448848","observation_id":"0f298646-9b84-4cf8-add0-0adb477f0dbd","resolution":{"observed_at":"2026-08-02T03:25:29.358956Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.360841Z","title":"Field-Programmable Gate Array Architecture for Deep Learning: Survey and Future Directions,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.360841Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:0e139a2ce70fcbd4318f632c4f283c22116ffd31311c8eaf92978384210d02fa","observation_id":"e4c82036-18c0-4d8f-82d5-7b5053319e1c","resolution":{"observed_at":"2026-08-02T03:25:29.360841Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:25:29.331458Z","title":"Available: https://developer.nvidia.com/blog/ introducing-nvfp4-for-efficient-and-accurate-low-precision-inference/","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions","version":1},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-02T03:25:29.331458Z"},"links":{"citing_paper":"/paper/2607.13898"},"observation_digest":"sha256:4d69f4a8112160f1675fab34850d0648e5dae46298c6612065c3189ad3aae49f","observation_id":"92f5c4d2-325c-40f5-aeea-b2b365157089","resolution":{"observed_at":"2026-08-02T03:25:29.331458Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.13898","last_updated":"2026-07-15T14:40:59Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-08T06:14:17.268957Z","submitted_at":"2026-07-15T14:40:59Z","title":"Jack of All Scales: A Versatile FPGA Tensor Block for MXFP Precisions"},"reference_resolution":{"displayed":27,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":27,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":27},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 27 of 27 outbound references and 0 inbound Pith citation observations for arXiv:2607.13898."}