{"as_of":"2026-08-13T08:55:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d60a3578a71bf0433ec819354f5ed35023cadddc30d9f5ae70d09e2c9ede03d7","coverage":[{"denominator":34,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":34,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-02T03:01:40.693836Z","state":"measured"},{"denominator":34,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":34,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-13T06:32:02.005865+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.14027/citation-record","integrity":"/paper/2607.14027/integrity","json":"/paper/2607.14027/citation-record.json","paper":"/paper/2607.14027"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:35.934682Z","title":"Evolving neural networks through augment- ing topologies,","venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:35.934682Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:6efc122b8e6e64ec880098f7c822a0673f347669f3dc52d2fc9b1861a5233b65","observation_id":"5d2b50f1-f3ea-401e-9edf-81b3058bd250","resolution":{"observed_at":"2026-08-02T03:01:35.934682Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:36.074069Z","title":"Jespers and B","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:36.074069Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:6d47f0429514d513d4d20dc5a73d81255b5d971cfa06576bb25faf9b76feef85","observation_id":"010b0030-c932-4604-95c0-638b0ebf934e","resolution":{"observed_at":"2026-08-02T03:01:36.074069Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:36.245321Z","title":"Razavi,Design of Analog CMOS Integrated Circuits, 2nd ed","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:36.245321Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:700a56ca99a4adad95cdc868d72467dd5665e593e0845f781e127b05461e3252","observation_id":"ffe348da-f283-4bb3-88ba-0b854cdff687","resolution":{"observed_at":"2026-08-02T03:01:36.245321Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:36.428389Z","title":null,"venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:36.428389Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:54bcbb4d47dd5dd44dab79ec734c3f2bee2d035cf3d161721f059057b9217b7b","observation_id":"9547c729-d8e4-4b16-ac89-79c3dd2c3b95","resolution":{"observed_at":"2026-08-02T03:01:36.428389Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:36.595060Z","title":"Lavagno, L","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:36.595060Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:76dad7a968b753adc4a7672d979a51331b009c267e629b6486b23a787c4ef751","observation_id":"272efd23-3d42-4dff-a7b0-fba6a16dc7ac","resolution":{"observed_at":"2026-08-02T03:01:36.595060Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:36.762787Z","title":"Barros, J","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:36.762787Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:3d5b7eb2d9ad723ae708195978178fa4cf68a1178923273e813a00416420b7f0","observation_id":"eaf5a4dd-bc97-4a51-aa17-bdf6c8bc3b95","resolution":{"observed_at":"2026-08-02T03:01:36.762787Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:36.874892Z","title":"Applications of evolutionary algorithms in the design automation of analog integrated circuits,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:36.874892Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:f21f1f3fd33aa44d9b8e89b06f0624cc7d135eda2bd12655c6c60e9d16f8de73","observation_id":"470e2887-515a-44bc-8157-a4dc13b1003f","resolution":{"observed_at":"2026-08-02T03:01:36.874892Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:36.991331Z","title":"Analog circuit optimization system based on hybrid evolutionary algorithms,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:36.991331Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:4ef4528e17d93ef49c31f877af0e974e230bd4bf6ecce02033d149f7241b7ae2","observation_id":"6577095e-c1a0-4505-b841-aceef8687f41","resolution":{"observed_at":"2026-08-02T03:01:36.991331Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:37.091542Z","title":"An analog circuit design and optimiza- tion system with rule-guided genetic algorithm,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:37.091542Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:7c567952cf0f2d184893898a1df26100ef6e773d4c60de2266b40aad6bb069a1","observation_id":"ea34bfd5-c71c-4b80-907a-dfaa8164b183","resolution":{"observed_at":"2026-08-02T03:01:37.091542Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:37.215256Z","title":"A synthesis system for analog circuits based on evolutionary search and topological reuse,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:37.215256Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:cbb2c7b2432d2f58b42b2e59555c0b56cbd9c14c0027be40c3262b8241c02927","observation_id":"33a5976e-8cb2-4d2e-b517-81024c3c0066","resolution":{"observed_at":"2026-08-02T03:01:37.215256Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:37.376919Z","title":"Analog circuit design using genetic algorithms,","venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:37.376919Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:ab3be0748642aa9fc1ffaca33c35355639c20360bf03f3a310a4beaff5d2c06a","observation_id":"8f238cb9-33aa-4d69-baf2-08dbde98ad66","resolution":{"observed_at":"2026-08-02T03:01:37.376919Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1155/2014/593684","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Analog circuit design optimization based on evolutionary algorithms,","venue":"Mathematical Problems in Engineering","work_id":"796f5505-2989-46b7-b3f4-5958abec4e51","year":2014},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:37.544953Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:cfca2751fe2a5818bd253110359a8e54e5f0e5aa46695b373348bce70ba1573d","observation_id":"eaa79a71-3986-4323-985b-f36ad237663a","resolution":{"observed_at":"2026-08-02T03:03:24.095940Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:37.666970Z","title":"A hybrid ga-sqp algorithm for analog circuits sizing,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:37.666970Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:489c6afe251dc01a3b00de828b87f526de585a8d1f20587b8deef0300ec87e16","observation_id":"44d4b617-9b7c-483a-91a1-d2ddfec15375","resolution":{"observed_at":"2026-08-02T03:01:37.666970Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:37.827129Z","title":"Performance evaluation of evolutionary algorithms for analog integrated circuit design optimisation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:37.827129Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:8b616d2ffa4d9effcf3cfbdffb13606b8ff7e0aae1c6dcfe0a64acaf623ead8e","observation_id":"0e281cb8-a6cf-4700-a306-828cd7806e5a","resolution":{"observed_at":"2026-08-02T03:01:37.827129Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:37.988231Z","title":"Machine learning driven global optimisation framework for analog circuit design,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:37.988231Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:a46a0c45d837452615c2d5508127248e98d11cb22f9b59c7c1a023fab6c0aa8e","observation_id":"0d467758-b3cc-4f2e-ac7c-029bb1213e00","resolution":{"observed_at":"2026-08-02T03:01:37.988231Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.17938","last_updated":"2023-11-19T02:33:22Z","snapshot_observed_at":"2026-08-13T05:22:32.992466Z","submitted_at":"2023-11-19T02:33:22Z","title":"Circuit-centric Genetic Algorithm (CGA) for Analog and Radio-Frequency Circuit Optimization","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.17938","snapshot_observed_at":"2026-08-02T03:01:38.149161Z","title":"Circuit-centric genetic algorithm (cga) for analog and radio-frequency circuit optimization,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:38.149161Z"},"links":{"cited_paper":"/paper/2403.17938","citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:35c2509290709987b40aed1df855fb977f399749a227e4f34c1f5b7f45b47491","observation_id":"4a2be1e8-c4ac-449a-a160-fc659a9f067e","resolution":{"observed_at":"2026-08-02T03:01:38.149161Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:38.229005Z","title":"Darwin: Cmos opamp synthesis by means of a genetic algorithm,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:38.229005Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:5a7dfaa847d8d6c696abcca2cfe851ab36761b197f55602c2309abb817405cb8","observation_id":"0329bb37-837d-4db1-94a3-21e9629f42fd","resolution":{"observed_at":"2026-08-02T03:01:38.229005Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:38.235557Z","title":"Gapsys: A ga-based tool for automated passive analog circuit synthesis,","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:38.235557Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:04297806c345166c995d0b6f1d88b9a2cec66eef6f5926732d42abd4abacbbd6","observation_id":"fe00eef9-4cad-47a2-9434-80a971052011","resolution":{"observed_at":"2026-08-02T03:01:38.235557Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:38.365684Z","title":"Automated design of both the topology and sizing of analog electrical circuits using genetic programming,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:38.365684Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:47d18c876e93fc06b5c07cf38f9a38f150aab07673a3f427be30278972537a5a","observation_id":"f852b396-f3e3-43ec-ac3b-7d2d360aadd6","resolution":{"observed_at":"2026-08-02T03:01:38.365684Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:38.726828Z","title":"Automated analog circuit design using two-layer genetic programming,","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:38.726828Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:34e436524539fe47125e4bcb1b8b0539d6978d3135ce72dabbfbb768a697d1ca","observation_id":"f110655a-c951-46ac-8914-19ba2d34eb75","resolution":{"observed_at":"2026-08-02T03:01:38.726828Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:38.878725Z","title":"Automatic design of analog electronic circuits using grammatical evolution,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:38.878725Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:d249760f0462af42467fd6ef80a3d7b4e759280a8c52fd4fd209a9082b952a03","observation_id":"681ec3fd-9921-4b7f-b735-16506b167679","resolution":{"observed_at":"2026-08-02T03:01:38.878725Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:39.084382Z","title":"Introducing modularity and homology in gram- matical evolution to address the analog electronic circuit design problem,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:39.084382Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:6742511fd9b99640f2ba65f223d2b87ca013b99e85a6b8bfde573d07abccb98e","observation_id":"dfe89240-776f-4c38-b308-fa8e3eacd5fd","resolution":{"observed_at":"2026-08-02T03:01:39.084382Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:39.302361Z","title":"Graco – a graph composer for integrated circuits,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:39.302361Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:419220a5dedde88dbae81153228161600c6941f1d853c0b81f640c77975aa6a0","observation_id":"c24f961b-fb66-4cea-9988-57fc9c9ead90","resolution":{"observed_at":"2026-08-02T03:01:39.302361Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:39.540618Z","title":"Spicemixer – netlist-level circuit evolution,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:39.540618Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:bba57556dff1495a1d90a7af19183440289f06b84cc184ae7ae6cd9b05d04a63","observation_id":"2450036b-9c37-42aa-bf0f-104eeeba1daa","resolution":{"observed_at":"2026-08-02T03:01:39.540618Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:39.670988Z","title":"Parallel genetic algorithms: A useful survey,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:39.670988Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:a7067d3abe040ecd81163d2936165a1b52f258495a36cf9cab3d100e987b4528","observation_id":"4218e2f8-d504-466f-82a3-8aeecc3b9cd5","resolution":{"observed_at":"2026-08-02T03:01:39.670988Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:39.785897Z","title":"Sudholt,Parallel Evolutionary Algorithms","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:39.785897Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:d42c54d141e00023871e402eb9a0bac20685f1f7a1a7a626cc7508ef0246e350","observation_id":"15742172-c936-457b-a1ba-ca9d8ad51064","resolution":{"observed_at":"2026-08-02T03:01:39.785897Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:39.905937Z","title":"The island model genetic algorithm: On separabil- ity, population size and convergence,","venue":null,"work_id":null,"year":1998},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:39.905937Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:604753950f775f6170512d3f577119d2a8f244eb0f2bf18327840a73e3639eb6","observation_id":"1a301f8c-51f8-44fd-a30a-9302300bcb0d","resolution":{"observed_at":"2026-08-02T03:01:39.905937Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:40.027918Z","title":"Automated synthesis of computational circuits using genetic programming,","venue":null,"work_id":null,"year":1997},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:40.027918Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:acb37a92a3926bc1277ddb9126e8a281894b2bf047392183fd3ab72ef3bf80fe","observation_id":"5f75b24a-93a5-47de-ab20-4238d9d3b188","resolution":{"observed_at":"2026-08-02T03:01:40.027918Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:40.253652Z","title":"Iterative refinement of computational circuits using genetic programming","venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:40.253652Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:7ac855b17dc18a8ed346c88768acec255a2be1389ada56c3282e2cbf70a584e4","observation_id":"86045f87-2965-44a9-8974-caa51c006c50","resolution":{"observed_at":"2026-08-02T03:01:40.253652Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:40.409138Z","title":"Challenging the evolutionary strategy for synthesis of analogue computational circuits,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:40.409138Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:504047c9330543ff32dee26989c4bdf46eba57978b0ea0fc614a72511c1a0022","observation_id":"976a4610-a902-4157-b54b-15a1bce12b78","resolution":{"observed_at":"2026-08-02T03:01:40.409138Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:40.571030Z","title":"Open-ended evolution to discover analogue circuits for beyond conven- tional applications,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:40.571030Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:5096f1c6592d3e7f8e53947c59fff9353abe110e60adf667bda2fcbd11f1ea53","observation_id":"1438f8f4-262c-4aa4-b13b-9d3b2b48967a","resolution":{"observed_at":"2026-08-02T03:01:40.571030Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:40.693836Z","title":"Analog electronic circuit synthesis using simulated annealing and geometric circuit evolution,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:40.693836Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:b1b38ab0d52f5c061650fd8dd75a9a28f762d635ffd9d9040aa085fabf8a84da","observation_id":"a9309950-2643-4925-a5d8-dbfcfd06ee26","resolution":{"observed_at":"2026-08-02T03:01:40.693836Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T03:01:38.533645Z","title":"Available: https://api.semanticscholar.org/CorpusID:15045531","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":1996,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:38.533645Z"},"links":{"citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:c89c1393f4860658e4e7ccb3115a31e7b5b98c7232f217be1813631d0934cda9","observation_id":"a5cb825b-2380-4554-b2f5-a9b682211333","resolution":{"observed_at":"2026-08-02T03:01:38.533645Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2411.13890","last_updated":"2025-03-13T18:47:05Z","snapshot_observed_at":"2026-08-13T01:22:45.840284Z","submitted_at":"2024-11-21T07:08:48Z","title":"GraCo -- A Graph Composer for Integrated Circuits","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.13890","snapshot_observed_at":"2026-08-02T03:01:39.382590Z","title":"Available: https://arxiv.org/abs/2411.13890","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis","version":1},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-02T03:01:39.382590Z"},"links":{"cited_paper":"/paper/2411.13890","citing_paper":"/paper/2607.14027"},"observation_digest":"sha256:9ea31feb92ad07b148b973d3a9ebad52a7aeac0e1729067380a9866f9f3e2b5b","observation_id":"5f9b4f18-bb00-4374-8f3e-4fd836e9a914","resolution":{"observed_at":"2026-08-02T03:01:39.382590Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.14027","last_updated":"2026-07-15T16:57:32Z","latest_version":1,"primary_category":"cs.NE","snapshot_observed_at":"2026-08-13T01:23:01.216659Z","submitted_at":"2026-07-15T16:57:32Z","title":"SPECS: Speciated Evolutionary Circuit Synthesis"},"reference_resolution":{"displayed":34,"state_counts":{"malformed_identifier":1,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":32,"verified_exact":1,"verified_fuzzy":0},"total_outbound_references":34},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 34 of 34 outbound references and 0 inbound Pith citation observations for arXiv:2607.14027."}