{"as_of":"2026-08-12T22:51:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:786d3df2b9170ff4ff50e40003d6c089485540d06eaa208e5bb137d933e3b2d0","coverage":[{"denominator":23,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":23,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-02T00:08:40.099905Z","state":"measured"},{"denominator":23,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":23,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-12T06:34:41.77262+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.15123/citation-record","integrity":"/paper/2607.15123/integrity","json":"/paper/2607.15123/citation-record.json","paper":"/paper/2607.15123"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:36.971805Z","title":"Tensor slices to the rescue: Supercharging ML acceleration on FPGAs,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:36.971805Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:43d7c3ac65f1672c995632508872c47e1df57e6712228c63b68677b2a495364f","observation_id":"391e5073-7774-4ed9-9555-f68c29943a8c","resolution":{"observed_at":"2026-08-02T00:08:36.971805Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:37.108060Z","title":"Systolic sparse tensor slices: FPGA building blocks for sparse and dense AI acceleration,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:37.108060Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:124cf4f0279f248bda57454a2308d1213dc2eeac3f341ba41b77207be0a12a3a","observation_id":"4c7c9cd2-826e-4868-bbf5-88b92c2c4da4","resolution":{"observed_at":"2026-08-02T00:08:37.108060Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:37.245527Z","title":"Stratix 10 NX architecture,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:37.245527Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:b3166ad2574b36faa71f7cc613ef9f58de2deab3f99ebf5006ceefde3961b336","observation_id":"ac5c2df1-40b4-466e-ab7a-c84307b15914","resolution":{"observed_at":"2026-08-02T00:08:37.245527Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:37.357292Z","title":"CoMeFa: Compute-in-memory blocks for FPGAs,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:37.357292Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:6986927de5a18760a0e510c84fe41bdb11e02c8ab81126842a56b2939dcf7878","observation_id":"c0d3437e-3dcf-4a98-a003-52330f6e3331","resolution":{"observed_at":"2026-08-02T00:08:37.357292Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:37.486746Z","title":"BRAMAC: Compute-in-BRAM archi- tectures for multiply-accumulate on FPGAs,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:37.486746Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:cb8beb91a6c86e4b9918fc001b7fa84963c1b283bd61f3a50072c3d1a59f6c47","observation_id":"52e347ac-97ca-4981-81a5-ae62a243bb19","resolution":{"observed_at":"2026-08-02T00:08:37.486746Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:37.613394Z","title":"M4BRAM: Mixed-precision matrix-matrix multiplication in FPGA block RAMs,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:37.613394Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:23f2715d0cda6cb809a5c9e02e8c38fc1e646609c7b550cbdca6bbf82bbb6b63","observation_id":"19366a14-0900-472a-8aec-da77862ad318","resolution":{"observed_at":"2026-08-02T00:08:37.613394Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:37.784870Z","title":"Compute-capable block RAMs for efficient deep learning acceleration on FPGAs,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:37.784870Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:6700cd1abeb23f0083e551a70a7ae5bae3b739adba9feea1e8a669355c664d57","observation_id":"55d4dde0-d117-4703-917d-bbba7d46350f","resolution":{"observed_at":"2026-08-02T00:08:37.784870Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:37.908392Z","title":"Azure-lily: An FPGA architecture with analog IMC engines for efficient AI,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:37.908392Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:58d20cdf20c8a2afaf9c1bd038d82cb19d582e62d4534908723f2cf44f7b05c3","observation_id":"291b9f78-af58-4735-807e-fe77524101b9","resolution":{"observed_at":"2026-08-02T00:08:37.908392Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:38.070647Z","title":"Analog in- memory computing enhanced FPGA for high-throughput and energy- efficient acceleration,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:38.070647Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:5283f77b2fc7a1bb01f51e0aa4eb74e215086dd7fd1ea99719083e7dc9400f99","observation_id":"28c621d4-e885-4937-b4b4-81556702c0d7","resolution":{"observed_at":"2026-08-02T00:08:38.070647Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:38.211090Z","title":"Analog computing: from fundamentals to applications,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:38.211090Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:cb71187eef9c0a5e181f39730cf3ca323afaef0f77b72b0991c966df19725dd1","observation_id":"3c94a9bb-b561-4566-9399-fb44a32e0c37","resolution":{"observed_at":"2026-08-02T00:08:38.211090Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:38.326391Z","title":"PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:38.326391Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:a5f58ea2bec08bc9f044996f36b523a0eb764a8e7b18cf7acf7bb393e325c1a5","observation_id":"c99f5d61-158f-4c26-8901-49e99d0ce936","resolution":{"observed_at":"2026-08-02T00:08:38.326391Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:38.434761Z","title":"Attention is all you need,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:38.434761Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:bbe7ab6be4aaf8f6b59adc4a54c55be7325f788f7bf7fbc0cec37f2fd73187ba","observation_id":"ca441563-d9f4-4f35-9bd8-501ef3e82ed9","resolution":{"observed_at":"2026-08-02T00:08:38.434761Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:38.606770Z","title":"NL-DPE: An analog in-memory non- linear dot product engine for efficient CNN and LLM inference,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:38.606770Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:e78bb82815cd1a65018a660fac1ab08177e6180a59415ba6e4cd321d0cf4e461","observation_id":"d60d077e-e19a-4bf8-871b-3b5561aac372","resolution":{"observed_at":"2026-08-02T00:08:38.606770Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:38.757868Z","title":"RACE-IT: A reconfigurable analog computing engine for in-memory transformer acceleration,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:38.757868Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:d5cd38ea15a2703bdd6ce24264350678a4371f7441dd06230fd8ab88feb3706d","observation_id":"74ca4584-b49d-4260-b927-d9a12d5b5c49","resolution":{"observed_at":"2026-08-02T00:08:38.757868Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:38.909728Z","title":"Hamamu: Specializing FPGAs for ML applications by adding hard matrix multiplier blocks,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:38.909728Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:d5900bc8d88783ae18cb0f31e6c2212f70abbc325a344a6f48d2333ae87da5ff","observation_id":"00dd7f9f-01a9-46f7-b559-d60744204ef7","resolution":{"observed_at":"2026-08-02T00:08:38.909728Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:39.021079Z","title":"Experimentally-validated crossbar model for defect-aware training of neural networks,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:39.021079Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:a1f18ea131cd3c0d47f988ca9c3f0db4a577b5a1ac0cec88aed81dd6fb5cb44c","observation_id":"536d64f1-0870-4a00-8efd-f2bb1abc8497","resolution":{"observed_at":"2026-08-02T00:08:39.021079Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:39.213276Z","title":"Noise aware finetuning for analog non-linear dot product engine,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:39.213276Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:0386f28f96abf143bdd1047680c2d756fff699376d7267f51e42819fe000d903","observation_id":"ac732ed4-aabe-4e95-a03f-191f02576867","resolution":{"observed_at":"2026-08-02T00:08:39.213276Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:39.361908Z","title":"FlexScore: Quantifying flexibility,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:39.361908Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:eeff04ce7d13452118179da3f170a7d49cfa7ddb2d87d2307ff470aae1786b66","observation_id":"b8f189d7-8b1f-41cf-a35e-339bd3cb8ee7","resolution":{"observed_at":"2026-08-02T00:08:39.361908Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:39.472559Z","title":"A configurable cloud-scale DNN processor for real-time AI,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:39.472559Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:fecafb75408ff2202e9cd3ee3a81927ca369f69d482c84cb69d4d31591061d9a","observation_id":"6ed2cb58-fecd-4290-bd71-4aac95c5fea8","resolution":{"observed_at":"2026-08-02T00:08:39.472559Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:39.614687Z","title":"VTR 9: Open-source CAD for fabric and beyond FPGA architecture exploration,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:39.614687Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:4ca60fa2f5bbfdcbafa2464c3e4b32211dbaa40894430e036be1e85ef544ca79","observation_id":"b7045df7-26cf-4d34-9256-ddc4f3aefd6a","resolution":{"observed_at":"2026-08-02T00:08:39.614687Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:39.766926Z","title":"CoMeFa: Deploy- ing Compute-in-Memory on FPGAs for Deep Learning Acceleration,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:39.766926Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:bb44b18bc1691f4f913818c36189f011926c412e27ec318bec58a22ab0fa5818","observation_id":"68992e2a-6d71-4fee-9837-816715d5e0da","resolution":{"observed_at":"2026-08-02T00:08:39.766926Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:39.939648Z","title":"Koios: A deep learning benchmark suite for FPGA architecture and CAD re- search,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:39.939648Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:c2c8f9258e9dab7cb36fe9762917e42ac04ad3645f9699a242c079b5dd5a5e3f","observation_id":"fde1d4f3-aab8-41e6-9a04-ae727f2ecdfa","resolution":{"observed_at":"2026-08-02T00:08:39.939648Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:08:40.099905Z","title":"Scaling equations for the accurate prediction of CMOS device performance from 180nm to 7nm,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-02T00:08:40.099905Z"},"links":{"citing_paper":"/paper/2607.15123"},"observation_digest":"sha256:f212ceb461a4da1c5dab7bd1f2b0aefa34f8ed9a3ab76fd27aaa1cfc78c48d60","observation_id":"1e152729-fdbb-41f0-9f27-cdf203981e95","resolution":{"observed_at":"2026-08-02T00:08:40.099905Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.15123","last_updated":"2026-07-16T15:32:44Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-02T00:08:36.359720Z","submitted_at":"2026-07-16T15:32:44Z","title":"NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference"},"reference_resolution":{"displayed":23,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":23,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":23},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"thesis":"As of 12 August 2026, this Paper Citation Record lists 23 of 23 outbound references and 0 inbound Pith citation observations for arXiv:2607.15123."}