{"as_of":"2026-08-22T19:08:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:44b4f4af281f205f677e1b2428f48ed151baf487ebd18dfc8ac3da9b857a55c6","coverage":[{"denominator":45,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":45,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T18:33:50.713139Z","state":"measured"},{"denominator":45,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":45,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-22T06:32:14.747728+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.17274/citation-record","integrity":"/paper/2607.17274/integrity","json":"/paper/2607.17274/citation-record.json","paper":"/paper/2607.17274"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:47.654553Z","title":"Nassif, A","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:47.654553Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:5f660f23b63c05c884be4c8854e2b89acc38d69e2da78bbdb322f6f86c2dc885","observation_id":"bea391c0-d49b-4b57-b245-275cab957f50","resolution":{"observed_at":"2026-08-01T18:33:47.654553Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:47.736716Z","title":"Amd next generation “zen 4","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:47.736716Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:4ca9b7b5b262493af15516acac13d2528008f2b50960b6c1c5734d2660990ae3","observation_id":"39719916-fd60-4769-853b-16b8346bf87c","resolution":{"observed_at":"2026-08-01T18:33:47.736716Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:47.842964Z","title":"Ibm unveils new generation of ibm power servers for frictionless, scalable hybrid cloud,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:47.842964Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:07c22e276d25191d2a410703b658023ee121175fa213e2698c96f8772eee3582","observation_id":"4af67d1a-c4dd-459b-b5aa-cd5dc285ffdf","resolution":{"observed_at":"2026-08-01T18:33:47.842964Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:47.972946Z","title":"An energy-efficient cache re- placement policy for ultra-dense racetrack memory,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:47.972946Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:7723f0553fe5b70c393d18b6e82263ab50dc1d496670ba7ec2f2cf4924b13287","observation_id":"163d555e-a1f8-4275-b494-29e73026eaaf","resolution":{"observed_at":"2026-08-01T18:33:47.972946Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.054729Z","title":"Roadmap for ferroelectric domain wall memory,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.054729Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:cf5871b32e121a36072fe1aed7b1f8d9e5f65b4034e1cc8f70c41c6c20728e28","observation_id":"83357218-a06b-447f-afe6-24c6367f3aac","resolution":{"observed_at":"2026-08-01T18:33:48.054729Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.138049Z","title":"Downshift: Tuning shift reduction with reliability for racetrack memo- ries,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.138049Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:c695523109bd26aa2248ecfce04f9c047c291fa2477ee83b27c4c1d5cae2cca5","observation_id":"277f9d16-1e7c-4b75-93e1-a9d7efd7814e","resolution":{"observed_at":"2026-08-01T18:33:48.138049Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.216489Z","title":"Copa: Cold page awakening to overcome retention failures in stt-mram based i/o buffers,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.216489Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:c8678b27d2ab86f82f5eb92fa4ad62af991e05b76a801e00b9374d59f9735345","observation_id":"34ba865a-97ed-4f07-a50a-f5aa67c80067","resolution":{"observed_at":"2026-08-01T18:33:48.216489Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.294250Z","title":"Spimulator: A spintronic processing-in-memory simulator for racetracks,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.294250Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:dc80bd51cfd180eb74046c0a881d82f7c92d3463a5334a6a3b3cc4af7d903d61","observation_id":"6b4c3ea1-e480-4c55-871f-3f0b8ea368b5","resolution":{"observed_at":"2026-08-01T18:33:48.294250Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.369997Z","title":"Robin: Incremental oblique interleaved ecc for reliability improvement in stt-mram caches,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.369997Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:e008502f37bdb3fffddeec8b6909b0ac0f708fbc24d200cd9309cedcfd8fbe85","observation_id":"c8d725b3-c30d-43e1-affc-cd2c2d9c7afd","resolution":{"observed_at":"2026-08-01T18:33:48.369997Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.442811Z","title":"A low-cost fault- tolerant racetrack cache based on data compression,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.442811Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:08a77af3a4357a192c43a6492833ebfd406e44697ac50e9fcd2e99f404983cc9","observation_id":"92735c1d-a5cb-4db1-95d2-4d49af2a5dbf","resolution":{"observed_at":"2026-08-01T18:33:48.442811Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.533566Z","title":"Nonvolatile ferroelectric domain wall memory,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.533566Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:6f67bd57f1c4b8767124aa43e1f710f1b0f743ee1630cfcdda769b101560bb9a","observation_id":"c285ef41-b442-4eb2-bc2b-704384deb0a3","resolution":{"observed_at":"2026-08-01T18:33:48.533566Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.616163Z","title":"Foosball coding: Correcting shift errors and bit flip errors in 3d racetrack memory,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.616163Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:6c2ace368b02082bdde8ca55b8e64fc68ad58a928607c73c3355d37b2ab8fd8a","observation_id":"7b939916-0f15-45b5-996f-2452ef9a7e43","resolution":{"observed_at":"2026-08-01T18:33:48.616163Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.664755Z","title":"Magnetic domain walls: types, processes and applications,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.664755Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:653a1099fdfcbd8095a8bc4e4c609d32a0be9a2c1709cb6338e8686dedb0406c","observation_id":"2a91ef93-61ff-4d44-91ac-586eaea1a56c","resolution":{"observed_at":"2026-08-01T18:33:48.664755Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.779143Z","title":"Evaluating the impact of racetrack memory misalignment faults on bnns performance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.779143Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:72aeb33112ddaa37d72da8d05f61c5c4ce254320461aafc86d993172292436b5","observation_id":"90cbff3a-ac3c-44c0-8402-19150d69627f","resolution":{"observed_at":"2026-08-01T18:33:48.779143Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.920053Z","title":"Ultralow power and shifting-discretized magnetic racetrack memory device driven by chirality switching and spin current,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.920053Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:4c917ea34fe1d15ebf497766b2d69d85e8a14d556e0db8d32646d2b50a10793a","observation_id":"10be9226-19a0-4373-a53a-03e4d2fd6139","resolution":{"observed_at":"2026-08-01T18:33:48.920053Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:48.998334Z","title":"Streampim: Streaming matrix computation in racetrack memory,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:48.998334Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:a3217552bbc3e2530569ccde25920bc50378dcda2103f5b110043801f0d2ec42","observation_id":"09e536ed-949f-4ac8-a88c-8bf1272dc424","resolution":{"observed_at":"2026-08-01T18:33:48.998334Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.049760Z","title":"Enhanced positional secded: Achieving maximal double-error correction in race- track memories,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.049760Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:6d737caa096812093f8b916799eea17d86ab996c51a5e4b0a3a8716acc0f513e","observation_id":"a4c36686-c372-4ae7-bcee-96aa652f1307","resolution":{"observed_at":"2026-08-01T18:33:49.049760Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.102743Z","title":"Domain wall memory: Physics, materials, and devices,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.102743Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:42659ca7bd9c1db4624b500e66955980ae7432b932ff1bc63d05a7ef4686b51a","observation_id":"c073aabf-7b7a-4922-90bc-c4c52224705c","resolution":{"observed_at":"2026-08-01T18:33:49.102743Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.183863Z","title":"Correcting multiple deletions and insertions in racetrack memory,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.183863Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:ef0aa6bc6c026baff22fa60bb651f09d415dbd5c75390514993c538484d9b399","observation_id":"fed96688-30c0-4a88-9533-fed6d9ed99a2","resolution":{"observed_at":"2026-08-01T18:33:49.183863Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.246407Z","title":"Ultralow energy domain wall device for spin- based neuromorphic computing,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.246407Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:8c7af8110e951ba2225aeb29b3c63fd9a0935da0cb6da3e7d7d25f07a48d0284","observation_id":"0aa640f1-e2dc-4d4b-974a-9420ddc1e438","resolution":{"observed_at":"2026-08-01T18:33:49.246407Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.08527","last_updated":"2024-07-11T14:16:20Z","snapshot_observed_at":"2026-08-18T07:54:56.360684Z","submitted_at":"2024-07-11T14:16:20Z","title":"Domain-stored skyrmion structures for a reading error-detectable racetrack memory","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.08527","snapshot_observed_at":"2026-08-01T18:33:49.401483Z","title":"Domain-stored skyrmion structures for a reading error- detectable racetrack memory,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.401483Z"},"links":{"cited_paper":"/paper/2407.08527","citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:ff23144ff7ecf4b9a70ccbdaf5d23535a9f42de470c28283b8c48b8503faf675","observation_id":"354be0ba-0a44-408f-9490-7cbdcc324bef","resolution":{"observed_at":"2026-08-01T18:33:49.401483Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.450036Z","title":"Toward write opti- mization for skyrmion racetrack memory by skyrmion repermutation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.450036Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:4da375caccae03e8b8cab2688b26bf81c32f3207fc6e789501dfd7e4b8fba158","observation_id":"6cc7117a-ced5-425b-b09d-d39b643a9fd6","resolution":{"observed_at":"2026-08-01T18:33:49.450036Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.506637Z","title":"Connected-skyrmions-based racetrack memory,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.506637Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:fc3dcceca113a0af1bbc58d4a54e7e9db1d60bfdc6e1cb80267992504be9e1fa","observation_id":"8c44e059-a539-4d3f-acb6-b17fcfa1d483","resolution":{"observed_at":"2026-08-01T18:33:49.506637Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.579987Z","title":"A comparative cross-layer study on racetrack memories: Domain wall vs skyrmion,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.579987Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:8162112e5b370ac308abec2346c0020fb52ce09a7eec6fa6e15d21402d2dd1d1","observation_id":"55101acf-a008-4b58-ad54-3173ea060b70","resolution":{"observed_at":"2026-08-01T18:33:49.579987Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.655178Z","title":"Process variation aware data management for magnetic skyrmions racetrack memory,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.655178Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:c7358c290409842cda26870e03c34027fb0730e43fabd3dd5b1febc58c868087","observation_id":"c9487392-0a9d-4467-a2f0-eb8fbc9c6325","resolution":{"observed_at":"2026-08-01T18:33:49.655178Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.706274Z","title":"Multi-segmented nanowires for vortex magnetic domain wall racetrack memory,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.706274Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:baa15345f76268287656faf7b872b4d75bd6e89defa6b8b960a19f358accdb53","observation_id":"ae0df53b-530b-4f2c-a5f0-23df1a875d0f","resolution":{"observed_at":"2026-08-01T18:33:49.706274Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.765767Z","title":"Cross-layer racetrack memory design for ultra high density and low power consumption,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.765767Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:d53a6deacadcdc11f67aa9bbdb92402f5e9f1c98b71d2e506c60f21b670bda26","observation_id":"38187471-8a59-43be-832d-4e823301b77f","resolution":{"observed_at":"2026-08-01T18:33:49.765767Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.829152Z","title":"Optimizing data layout for racetrack memory in embedded systems,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.829152Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:8b99fadba4ce6c08208b8cddb866d888c206ff4abd4ae21a08dd5c1f0e9cfa76","observation_id":"d9b6316f-888d-4518-9c91-be8d480d354a","resolution":{"observed_at":"2026-08-01T18:33:49.829152Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.881669Z","title":"The gem5 simulator,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.881669Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:d6b6369ff73ec9fa0fa57c7e5110030167173cd0435edb669a7645a6f87d303d","observation_id":"07eaed7d-3411-483b-9f8c-20b0f1977d45","resolution":{"observed_at":"2026-08-01T18:33:49.881669Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.940952Z","title":"Spec cpu® 2017 bench- mark suite,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.940952Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:98868eadd10cb6a4d5ef55ff9864e9ea92254d4f71f7a1b0b87a05305a1667af","observation_id":"7f832197-94f8-4f93-8337-486cafb06ae2","resolution":{"observed_at":"2026-08-01T18:33:49.940952Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:49.996953Z","title":"Cache design with domain wall memory,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:49.996953Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:cd21722b36a68b06fb3d6a0ed6494fbba11a15f293adf09c450416a64657cdfe","observation_id":"31f38357-38cb-490c-87b1-204e941a5788","resolution":{"observed_at":"2026-08-01T18:33:49.996953Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.065122Z","title":"Synergistic circuit and system design for energy-efficient and robust domain wall caches,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.065122Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:405694a87abd46d8701403e435b496ab20203103ce76ac4880768683f7159021","observation_id":"b849bf10-c7a2-4ac4-8d67-bb2f1b847ef5","resolution":{"observed_at":"2026-08-01T18:33:50.065122Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.120043Z","title":"Power and energy reduction of racetrack-based caches by exploiting shared shift operations,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.120043Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:661c108ae6f4209b956ff3c1c46deab3de8fc9d12a98a7ae3f371d547c5e4120","observation_id":"ea1ee5e9-4a8d-4106-8ed4-ac6c3bcbc1c6","resolution":{"observed_at":"2026-08-01T18:33:50.120043Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.164389Z","title":"Design exploration of racetrack lower-level caches,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.164389Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:ce789854684e3804762ba2eb73c1b9ba3e2a9b3f34bc106d5f1b40e99e13bab1","observation_id":"cc71d680-ff9a-4199-bfce-7aca031486af","resolution":{"observed_at":"2026-08-01T18:33:50.164389Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.214004Z","title":"Dyrectape: A dynamically reconfigurable cache using domain wall memory tapes,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.214004Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:75fd5ef0b68f9150dde34564e9f5571af637211723bf1a1ae86a6ab6ebaba6ec","observation_id":"94c07eb5-3225-4fbf-9cb2-ce122653e53d","resolution":{"observed_at":"2026-08-01T18:33:50.214004Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.269069Z","title":"Evolving skyrmion racetrack memory as energy-efficient last-level cache devices,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.269069Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:763073e8d395cfa5fae5fc6fa937afd554d53fe59a631232042f4be023a3c50e","observation_id":"f75da3ae-aa03-4ba2-8b01-540e17db47fa","resolution":{"observed_at":"2026-08-01T18:33:50.269069Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.326357Z","title":"Ar- chitecting racetrack memory preshift through pattern-based prediction mechanisms,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.326357Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:c60b1326da050a011879f2fceb74d9fd7d5d32ccc4a8d862c0958c5f471d1ca2","observation_id":"1f35eae7-d52d-4b3b-9471-03079e2b3af8","resolution":{"observed_at":"2026-08-01T18:33:50.326357Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.363912Z","title":"Multilane racetrack caches: Improving efficiency through compression and independent shifting,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.363912Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:f85056141cd7e04abdaa51e44d6a8a1dd6a7d5c550ee930fc0df87b86dcd8238","observation_id":"6264b2f2-3b52-4bf0-8fa0-24112967ff0d","resolution":{"observed_at":"2026-08-01T18:33:50.363912Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.425399Z","title":"Optimizing data placement for reducing shift operations on domain wall memories,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.425399Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:4e9d1fd4cdee946626c4deba2483a795e5c6dd84602b0f72e4b1a4fc3d507945","observation_id":"766d2f0f-5a3d-4c52-9bc4-8305f85d37be","resolution":{"observed_at":"2026-08-01T18:33:50.425399Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.464273Z","title":"Efficient data placement for improving data access performance on domain-wall memory,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.464273Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:eef6428ec6839d4bb42d033bfc3d1e5c5a628158099b05aba3629c68292e880f","observation_id":"cfb9d682-f28b-483e-8fb5-fb9dab267c57","resolution":{"observed_at":"2026-08-01T18:33:50.464273Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.513521Z","title":"Shiftsreduce: Minimizing shifts in racetrack memory 4.0,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.513521Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:e5b6c4c5c3d6f4bc9b4287f2179e7b09d0515ec7cb1d68fa61d69f68d2ffb9b6","observation_id":"cbea3b47-3e5d-4d83-9abc-4442199e6da7","resolution":{"observed_at":"2026-08-01T18:33:50.513521Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.562990Z","title":"Generalized data placement strategies for racetrack memories,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.562990Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:ee44093991c889240c64429ceefb5f8d9208fa8c07aec06c5e706417bbe7e94f","observation_id":"c5ac5b16-a34a-4d55-b7a0-9497f2332192","resolution":{"observed_at":"2026-08-01T18:33:50.562990Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.619955Z","title":"Fast- track cache: a huge racetrack memory l1 data cache,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.619955Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:8142315d4122eb674c55e8d27b58065289c816e142668d99befb050c7a9c8047","observation_id":"ca8b92af-365e-439e-a3a7-d792196413b0","resolution":{"observed_at":"2026-08-01T18:33:50.619955Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.679032Z","title":"Blendcache: An energy and area ef- ficient racetrack last-level-cache architecture,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.679032Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:82f9f42e586e3612c2882b29e59d557f73111f477bdab135d3fb4d2a50ccf04e","observation_id":"3ad4cc7e-b883-49a1-8459-f151f413c7b1","resolution":{"observed_at":"2026-08-01T18:33:50.679032Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T18:33:50.713139Z","title":"Destiny: A comprehensive tool with 3d and multi-level cell memory modeling capability,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-01T18:33:50.713139Z"},"links":{"citing_paper":"/paper/2607.17274"},"observation_digest":"sha256:29cd545c0dbfabd760a80c13c314fe8b7a334bad6d4d9e4f6ec2d76e78e0f5a5","observation_id":"1088dddb-a94c-4450-9cb6-fedfdd7e63dd","resolution":{"observed_at":"2026-08-01T18:33:50.713139Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.17274","last_updated":"2026-07-19T14:31:57Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-18T13:00:18.986479Z","submitted_at":"2026-07-19T14:31:57Z","title":"Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches"},"reference_resolution":{"displayed":45,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":45,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":45},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"thesis":"As of 22 August 2026, this Paper Citation Record lists 45 of 45 outbound references and 0 inbound Pith citation observations for arXiv:2607.17274."}